Bug Summary

File:dev/ic/ar5xxx.c
Warning:line 381, column 2
Value stored to 'i' is never read

Annotated Source Code

Press '?' to see keyboard shortcuts

clang -cc1 -cc1 -triple amd64-unknown-openbsd7.0 -analyze -disable-free -disable-llvm-verifier -discard-value-names -main-file-name ar5xxx.c -analyzer-store=region -analyzer-opt-analyze-nested-blocks -analyzer-checker=core -analyzer-checker=apiModeling -analyzer-checker=unix -analyzer-checker=deadcode -analyzer-checker=security.insecureAPI.UncheckedReturn -analyzer-checker=security.insecureAPI.getpw -analyzer-checker=security.insecureAPI.gets -analyzer-checker=security.insecureAPI.mktemp -analyzer-checker=security.insecureAPI.mkstemp -analyzer-checker=security.insecureAPI.vfork -analyzer-checker=nullability.NullPassedToNonnull -analyzer-checker=nullability.NullReturnedFromNonnull -analyzer-output plist -w -setup-static-analyzer -mrelocation-model static -mframe-pointer=all -relaxed-aliasing -fno-rounding-math -mconstructor-aliases -ffreestanding -mcmodel=kernel -target-cpu x86-64 -target-feature +retpoline-indirect-calls -target-feature +retpoline-indirect-branches -target-feature -sse2 -target-feature -sse -target-feature -3dnow -target-feature -mmx -target-feature +save-args -disable-red-zone -no-implicit-float -tune-cpu generic -debugger-tuning=gdb -fcoverage-compilation-dir=/usr/src/sys/arch/amd64/compile/GENERIC.MP/obj -nostdsysteminc -nobuiltininc -resource-dir /usr/local/lib/clang/13.0.0 -I /usr/src/sys -I /usr/src/sys/arch/amd64/compile/GENERIC.MP/obj -I /usr/src/sys/arch -I /usr/src/sys/dev/pci/drm/include -I /usr/src/sys/dev/pci/drm/include/uapi -I /usr/src/sys/dev/pci/drm/amd/include/asic_reg -I /usr/src/sys/dev/pci/drm/amd/include -I /usr/src/sys/dev/pci/drm/amd/amdgpu -I /usr/src/sys/dev/pci/drm/amd/display -I /usr/src/sys/dev/pci/drm/amd/display/include -I /usr/src/sys/dev/pci/drm/amd/display/dc -I /usr/src/sys/dev/pci/drm/amd/display/amdgpu_dm -I /usr/src/sys/dev/pci/drm/amd/pm/inc -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu/smu11 -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu/smu12 -I /usr/src/sys/dev/pci/drm/amd/pm/powerplay -I /usr/src/sys/dev/pci/drm/amd/pm/powerplay/hwmgr -I /usr/src/sys/dev/pci/drm/amd/pm/powerplay/smumgr -I /usr/src/sys/dev/pci/drm/amd/display/dc/inc -I /usr/src/sys/dev/pci/drm/amd/display/dc/inc/hw -I /usr/src/sys/dev/pci/drm/amd/display/dc/clk_mgr -I /usr/src/sys/dev/pci/drm/amd/display/modules/inc -I /usr/src/sys/dev/pci/drm/amd/display/modules/hdcp -I /usr/src/sys/dev/pci/drm/amd/display/dmub/inc -I /usr/src/sys/dev/pci/drm/i915 -D DDB -D DIAGNOSTIC -D KTRACE -D ACCOUNTING -D KMEMSTATS -D PTRACE -D POOL_DEBUG -D CRYPTO -D SYSVMSG -D SYSVSEM -D SYSVSHM -D UVM_SWAP_ENCRYPT -D FFS -D FFS2 -D FFS_SOFTUPDATES -D UFS_DIRHASH -D QUOTA -D EXT2FS -D MFS -D NFSCLIENT -D NFSSERVER -D CD9660 -D UDF -D MSDOSFS -D FIFO -D FUSE -D SOCKET_SPLICE -D TCP_ECN -D TCP_SIGNATURE -D INET6 -D IPSEC -D PPP_BSDCOMP -D PPP_DEFLATE -D PIPEX -D MROUTING -D MPLS -D BOOT_CONFIG -D USER_PCICONF -D APERTURE -D MTRR -D NTFS -D HIBERNATE -D PCIVERBOSE -D USBVERBOSE -D WSDISPLAY_COMPAT_USL -D WSDISPLAY_COMPAT_RAWKBD -D WSDISPLAY_DEFAULTSCREENS=6 -D X86EMU -D ONEWIREVERBOSE -D MULTIPROCESSOR -D MAXUSERS=80 -D _KERNEL -D CONFIG_DRM_AMD_DC_DCN3_0 -O2 -Wno-pointer-sign -Wno-address-of-packed-member -Wno-constant-conversion -Wno-unused-but-set-variable -Wno-gnu-folding-constant -fdebug-compilation-dir=/usr/src/sys/arch/amd64/compile/GENERIC.MP/obj -ferror-limit 19 -fwrapv -D_RET_PROTECTOR -ret-protector -fgnuc-version=4.2.1 -vectorize-loops -vectorize-slp -fno-builtin-malloc -fno-builtin-calloc -fno-builtin-realloc -fno-builtin-valloc -fno-builtin-free -fno-builtin-strdup -fno-builtin-strndup -analyzer-output=html -faddrsig -o /usr/obj/sys/arch/amd64/compile/GENERIC.MP/scan-build/2022-01-12-131800-47421-1 -x c /usr/src/sys/dev/ic/ar5xxx.c
1/* $OpenBSD: ar5xxx.c,v 1.63 2018/01/31 11:27:03 stsp Exp $ */
2
3/*
4 * Copyright (c) 2004, 2005, 2006, 2007 Reyk Floeter <reyk@openbsd.org>
5 *
6 * Permission to use, copy, modify, and distribute this software for any
7 * purpose with or without fee is hereby granted, provided that the above
8 * copyright notice and this permission notice appear in all copies.
9 *
10 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
11 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
12 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
13 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
14 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
15 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
16 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
17 */
18
19/*
20 * HAL interface for Atheros Wireless LAN devices.
21 * (Please have a look at ar5xxx.h for further information)
22 */
23
24#include <dev/pci/pcidevs.h>
25#include <dev/ic/ar5xxx.h>
26
27extern ar5k_attach_t ar5k_ar5210_attach;
28extern ar5k_attach_t ar5k_ar5211_attach;
29extern ar5k_attach_t ar5k_ar5212_attach;
30
31static const struct {
32 u_int16_t vendor;
33 u_int16_t device;
34 ar5k_attach_t (*attach);
35} ar5k_known_products[] = {
36 /*
37 * From pcidevs_data.h
38 */
39 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR52100x0007,
40 ar5k_ar5210_attach },
41 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR5210_AP0x0207,
42 ar5k_ar5210_attach },
43 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR5210_DEFAULT0x1107,
44 ar5k_ar5210_attach },
45 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR52110x0012,
46 ar5k_ar5211_attach },
47 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR5211_DEFAULT0x1112,
48 ar5k_ar5211_attach },
49 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR53110x0011,
50 ar5k_ar5211_attach },
51 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR5211_FPGA11B0xf11b,
52 ar5k_ar5211_attach },
53 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR5211_LEGACY0xff12,
54 ar5k_ar5211_attach },
55 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR52120x0013,
56 ar5k_ar5212_attach },
57 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR5212_DEFAULT0x1113,
58 ar5k_ar5212_attach },
59 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR5212_FPGA0xf013,
60 ar5k_ar5212_attach },
61 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR5212_IBM0x1014,
62 ar5k_ar5212_attach },
63 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR24130x001a,
64 ar5k_ar5212_attach },
65 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR54130x001b,
66 ar5k_ar5212_attach },
67 { PCI_VENDOR_ATHEROS0x168c, PCI_PRODUCT_ATHEROS_AR54240x001c,
68 ar5k_ar5212_attach },
69 { PCI_VENDOR_3COM0x10b7, PCI_PRODUCT_3COM_3CRDAG6750x0013,
70 ar5k_ar5212_attach },
71 { PCI_VENDOR_3COM20xa727, PCI_PRODUCT_3COM2_3CRPAG1750x0013,
72 ar5k_ar5212_attach }
73};
74
75static const HAL_RATE_TABLE ar5k_rt_11a = AR5K_RATES_11A{ 8, { 255, 255, 255, 255, 255, 255, 255, 255, 6, 4, 2, 0, 7,
5, 3, 1, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255
, 255, 255, 255, 255, 255 }, { { 1, IEEE80211_T_OFDM, 6000, 11
, 0, 140, 0 }, { 1, IEEE80211_T_OFDM, 9000, 15, 0, 18, 0 }, {
1, IEEE80211_T_OFDM, 12000, 10, 0, 152, 2 }, { 1, IEEE80211_T_OFDM
, 18000, 14, 0, 36, 2 }, { 1, IEEE80211_T_OFDM, 24000, 9, 0, 176
, 4 }, { 1, IEEE80211_T_OFDM, 36000, 13, 0, 72, 4 }, { 1, IEEE80211_T_OFDM
, 48000, 8, 0, 96, 4 }, { 1, IEEE80211_T_OFDM, 54000, 12, 0, 108
, 4 } } }
;
76static const HAL_RATE_TABLE ar5k_rt_11b = AR5K_RATES_11B{ 4, { 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255,
255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255
, 3, 2, 1, 0, 255, 255, 255, 255 }, { { 1, IEEE80211_T_DS, 1000
, 27, 0x00, 130, 0 }, { 1, IEEE80211_T_DS, 2000, 26, 0x04, 132
, 1 }, { 1, IEEE80211_T_DS, 5500, 25, 0x04, 139, 1 }, { 1, IEEE80211_T_DS
, 11000, 24, 0x04, 150, 1 } } }
;
77static const HAL_RATE_TABLE ar5k_rt_11g = AR5K_RATES_11G{ 12, { 255, 255, 255, 255, 255, 255, 255, 255, 10, 8, 6, 4, 11
, 9, 7, 5, 255, 255, 255, 255, 255, 255, 255, 255, 3, 2, 1, 0
, 255, 255, 255, 255 }, { { 1, IEEE80211_T_DS, 1000, 27, 0x00
, 130, 0 }, { 1, IEEE80211_T_DS, 2000, 26, 0x04, 132, 1 }, { 1
, IEEE80211_T_DS, 5500, 25, 0x04, 139, 2 }, { 1, IEEE80211_T_DS
, 11000, 24, 0x04, 150, 3 }, { 0, IEEE80211_T_OFDM, 6000, 11,
0, 12, 4 }, { 0, IEEE80211_T_OFDM, 9000, 15, 0, 18, 4 }, { 1
, IEEE80211_T_OFDM, 12000, 10, 0, 24, 6 }, { 1, IEEE80211_T_OFDM
, 18000, 14, 0, 36, 6 }, { 1, IEEE80211_T_OFDM, 24000, 9, 0, 48
, 8 }, { 1, IEEE80211_T_OFDM, 36000, 13, 0, 72, 8 }, { 1, IEEE80211_T_OFDM
, 48000, 8, 0, 96, 8 }, { 1, IEEE80211_T_OFDM, 54000, 12, 0, 108
, 8 } } }
;
78static const HAL_RATE_TABLE ar5k_rt_xr = AR5K_RATES_XR{ 12, { 255, 3, 1, 255, 255, 255, 2, 0, 10, 8, 6, 4, 11, 9, 7
, 5, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255
, 255, 255, 255, 255 }, { { 1, IEEE80211_T_XR, 500, 7, 0, 129
, 0 }, { 1, IEEE80211_T_XR, 1000, 2, 0, 139, 1 }, { 1, IEEE80211_T_XR
, 2000, 6, 0, 150, 2 }, { 1, IEEE80211_T_XR, 3000, 1, 0, 150,
3 }, { 1, IEEE80211_T_OFDM, 6000, 11, 0, 140, 4 }, { 1, IEEE80211_T_OFDM
, 9000, 15, 0, 18, 4 }, { 1, IEEE80211_T_OFDM, 12000, 10, 0, 152
, 6 }, { 1, IEEE80211_T_OFDM, 18000, 14, 0, 36, 6 }, { 1, IEEE80211_T_OFDM
, 24000, 9, 0, 176, 8 }, { 1, IEEE80211_T_OFDM, 36000, 13, 0,
72, 8 }, { 1, IEEE80211_T_OFDM, 48000, 8, 0, 96, 8 }, { 1, IEEE80211_T_OFDM
, 54000, 12, 0, 108, 8 } } }
;
79
80int ar5k_eeprom_read_ants(struct ath_hal *, u_int32_t *, u_int);
81int ar5k_eeprom_read_modes(struct ath_hal *, u_int32_t *, u_int);
82u_int16_t ar5k_eeprom_bin2freq(struct ath_hal *, u_int16_t, u_int);
83
84HAL_BOOL ar5k_ar5110_channel(struct ath_hal *, HAL_CHANNEL *);
85u_int32_t ar5k_ar5110_chan2athchan(HAL_CHANNEL *);
86HAL_BOOL ar5k_ar5111_channel(struct ath_hal *, HAL_CHANNEL *);
87HAL_BOOL ar5k_ar5111_chan2athchan(u_int, struct ar5k_athchan_2ghz *);
88HAL_BOOL ar5k_ar5112_channel(struct ath_hal *, HAL_CHANNEL *);
89HAL_BOOL ar5k_check_channel(struct ath_hal *, u_int16_t, u_int flags);
90
91HAL_BOOL ar5k_ar5111_rfregs(struct ath_hal *, HAL_CHANNEL *, u_int);
92HAL_BOOL ar5k_ar5112_rfregs(struct ath_hal *, HAL_CHANNEL *, u_int);
93HAL_BOOL ar5k_arxxxx_rfregs(struct ath_hal *, HAL_CHANNEL *, u_int);
94u_int ar5k_rfregs_op(u_int32_t *, u_int32_t, u_int32_t, u_int32_t,
95 u_int32_t, u_int32_t, HAL_BOOL);
96
97/*
98 * Supported channels
99 */
100static const struct
101ieee80211_regchannel ar5k_5ghz_channels[] = IEEE80211_CHANNELS_5GHZ{ { 5745, DMN_APL1, 0x0040 }, { 5765, DMN_APL1, 0x0040 }, { 5785
, DMN_APL1, 0x0040 }, { 5805, DMN_APL1, 0x0040 }, { 5825, DMN_APL1
, 0x0040 }, { 5745, DMN_APL2, 0x0040 }, { 5765, DMN_APL2, 0x0040
}, { 5785, DMN_APL2, 0x0040 }, { 5805, DMN_APL2, 0x0040 }, {
5280, DMN_APL3, 0x0040 }, { 5300, DMN_APL3, 0x0040 }, { 5320
, DMN_APL3, 0x0040 }, { 5745, DMN_APL3, 0x0040 }, { 5765, DMN_APL3
, 0x0040 }, { 5785, DMN_APL3, 0x0040 }, { 5805, DMN_APL3, 0x0040
}, { 5180, DMN_APL4, 0x0040 }, { 5200, DMN_APL4, 0x0040 }, {
5220, DMN_APL4, 0x0040 }, { 5240, DMN_APL4, 0x0040 }, { 5745
, DMN_APL4, 0x0040 }, { 5765, DMN_APL4, 0x0040 }, { 5785, DMN_APL4
, 0x0040 }, { 5805, DMN_APL4, 0x0040 }, { 5825, DMN_APL4, 0x0040
}, { 5745, DMN_APL5, 0x0040 }, { 5765, DMN_APL5, 0x0040 }, {
5785, DMN_APL5, 0x0040 }, { 5805, DMN_APL5, 0x0040 }, { 5825
, DMN_APL5, 0x0040 }, { 5180, DMN_ETSI1, 0x0040 }, { 5200, DMN_ETSI1
, 0x0040 }, { 5220, DMN_ETSI1, 0x0040 }, { 5240, DMN_ETSI1, 0x0040
}, { 5260, DMN_ETSI1, 0x0040 }, { 5280, DMN_ETSI1, 0x0040 },
{ 5300, DMN_ETSI1, 0x0040 }, { 5320, DMN_ETSI1, 0x0040 }, { 5500
, DMN_ETSI1, 0x0040 }, { 5520, DMN_ETSI1, 0x0040 }, { 5540, DMN_ETSI1
, 0x0040 }, { 5560, DMN_ETSI1, 0x0040 }, { 5580, DMN_ETSI1, 0x0040
}, { 5600, DMN_ETSI1, 0x0040 }, { 5620, DMN_ETSI1, 0x0040 },
{ 5640, DMN_ETSI1, 0x0040 }, { 5660, DMN_ETSI1, 0x0040 }, { 5680
, DMN_ETSI1, 0x0040 }, { 5700, DMN_ETSI1, 0x0040 }, { 5180, DMN_ETSI2
, 0x0040 }, { 5200, DMN_ETSI2, 0x0040 }, { 5220, DMN_ETSI2, 0x0040
}, { 5240, DMN_ETSI2, 0x0040 }, { 5180, DMN_ETSI3, 0x0040 },
{ 5200, DMN_ETSI3, 0x0040 }, { 5220, DMN_ETSI3, 0x0040 }, { 5240
, DMN_ETSI3, 0x0040 }, { 5260, DMN_ETSI3, 0x0040 }, { 5280, DMN_ETSI3
, 0x0040 }, { 5300, DMN_ETSI3, 0x0040 }, { 5320, DMN_ETSI3, 0x0040
}, { 5180, DMN_ETSI4, 0x0040 }, { 5200, DMN_ETSI4, 0x0040 },
{ 5220, DMN_ETSI4, 0x0040 }, { 5240, DMN_ETSI4, 0x0040 }, { 5260
, DMN_ETSI4, 0x0040 }, { 5280, DMN_ETSI4, 0x0040 }, { 5300, DMN_ETSI4
, 0x0040 }, { 5320, DMN_ETSI4, 0x0040 }, { 5180, DMN_ETSI5, 0x0040
}, { 5200, DMN_ETSI5, 0x0040 }, { 5220, DMN_ETSI5, 0x0040 },
{ 5240, DMN_ETSI5, 0x0040 }, { 5180, DMN_ETSI6, 0x0040 }, { 5200
, DMN_ETSI6, 0x0040 }, { 5220, DMN_ETSI6, 0x0040 }, { 5240, DMN_ETSI6
, 0x0040 }, { 5260, DMN_ETSI6, 0x0040 }, { 5280, DMN_ETSI6, 0x0040
}, { 5500, DMN_ETSI6, 0x0040 }, { 5520, DMN_ETSI6, 0x0040 },
{ 5540, DMN_ETSI6, 0x0040 }, { 5560, DMN_ETSI6, 0x0040 }, { 5580
, DMN_ETSI6, 0x0040 }, { 5600, DMN_ETSI6, 0x0040 }, { 5620, DMN_ETSI6
, 0x0040 }, { 5640, DMN_ETSI6, 0x0040 }, { 5660, DMN_ETSI6, 0x0040
}, { 5680, DMN_ETSI6, 0x0040 }, { 5700, DMN_ETSI6, 0x0040 },
{ 5180, DMN_FCC1, 0x0040 }, { 5200, DMN_FCC1, 0x0040 }, { 5220
, DMN_FCC1, 0x0040 }, { 5240, DMN_FCC1, 0x0040 }, { 5260, DMN_FCC1
, 0x0040 }, { 5280, DMN_FCC1, 0x0040 }, { 5300, DMN_FCC1, 0x0040
}, { 5320, DMN_FCC1, 0x0040 }, { 5745, DMN_FCC1, 0x0040 }, {
5765, DMN_FCC1, 0x0040 }, { 5785, DMN_FCC1, 0x0040 }, { 5805
, DMN_FCC1, 0x0040 }, { 5825, DMN_FCC1, 0x0040 }, { 5180, DMN_FCC2
, 0x0040 }, { 5200, DMN_FCC2, 0x0040 }, { 5220, DMN_FCC2, 0x0040
}, { 5240, DMN_FCC2, 0x0040 }, { 5260, DMN_FCC2, 0x0040 }, {
5280, DMN_FCC2, 0x0040 }, { 5300, DMN_FCC2, 0x0040 }, { 5320
, DMN_FCC2, 0x0040 }, { 5745, DMN_FCC2, 0x0040 }, { 5765, DMN_FCC2
, 0x0040 }, { 5785, DMN_FCC2, 0x0040 }, { 5805, DMN_FCC2, 0x0040
}, { 5825, DMN_FCC2, 0x0040 }, { 5180, DMN_FCC3, 0x0040 }, {
5200, DMN_FCC3, 0x0040 }, { 5220, DMN_FCC3, 0x0040 }, { 5240
, DMN_FCC3, 0x0040 }, { 5260, DMN_FCC3, 0x0040 }, { 5280, DMN_FCC3
, 0x0040 }, { 5300, DMN_FCC3, 0x0040 }, { 5320, DMN_FCC3, 0x0040
}, { 5500, DMN_FCC3, 0x0040 }, { 5520, DMN_FCC3, 0x0040 }, {
5540, DMN_FCC3, 0x0040 }, { 5560, DMN_FCC3, 0x0040 }, { 5580
, DMN_FCC3, 0x0040 }, { 5600, DMN_FCC3, 0x0040 }, { 5620, DMN_FCC3
, 0x0040 }, { 5640, DMN_FCC3, 0x0040 }, { 5660, DMN_FCC3, 0x0040
}, { 5680, DMN_FCC3, 0x0040 }, { 5700, DMN_FCC3, 0x0040 }, {
5745, DMN_FCC3, 0x0040 }, { 5765, DMN_FCC3, 0x0040 }, { 5785
, DMN_FCC3, 0x0040 }, { 5805, DMN_FCC3, 0x0040 }, { 5825, DMN_FCC3
, 0x0040 }, { 5170, DMN_MKK1, 0x0040 }, { 5190, DMN_MKK1, 0x0040
}, { 5210, DMN_MKK1, 0x0040 }, { 5230, DMN_MKK1, 0x0040 }, {
5040, DMN_MKK2, 0x0040 }, { 5060, DMN_MKK2, 0x0040 }, { 5080
, DMN_MKK2, 0x0040 }, { 5170, DMN_MKK2, 0x0040 }, { 5190, DMN_MKK2
, 0x0040 }, { 5210, DMN_MKK2, 0x0040 }, { 5230, DMN_MKK2, 0x0040
}, { 5180, DMN_WORLD, 0x0040 }, { 5200, DMN_WORLD, 0x0040 },
{ 5220, DMN_WORLD, 0x0040 }, { 5240, DMN_WORLD, 0x0040 }, }
;
102static const struct
103ieee80211_regchannel ar5k_2ghz_channels[] = IEEE80211_CHANNELS_2GHZ{ { 2412, DMN_APLD, 0x0020|0x0040 }, { 2417, DMN_APLD, 0x0020
|0x0040 }, { 2422, DMN_APLD, 0x0020|0x0040 }, { 2427, DMN_APLD
, 0x0020|0x0040 }, { 2432, DMN_APLD, 0x0020|0x0040 }, { 2437,
DMN_APLD, 0x0020|0x0040 }, { 2442, DMN_APLD, 0x0020|0x0040 }
, { 2447, DMN_APLD, 0x0020|0x0040 }, { 2452, DMN_APLD, 0x0020
|0x0040 }, { 2457, DMN_APLD, 0x0020|0x0040 }, { 2462, DMN_APLD
, 0x0020|0x0040 }, { 2467, DMN_APLD, 0x0020|0x0040 }, { 2472,
DMN_APLD, 0x0020|0x0040 }, { 2432, DMN_ETSIB, 0x0020|0x0040 }
, { 2442, DMN_ETSIB, 0x0020|0x0040 }, { 2412, DMN_ETSIC, 0x0020
|0x0040 }, { 2417, DMN_ETSIC, 0x0020|0x0040 }, { 2422, DMN_ETSIC
, 0x0020|0x0040 }, { 2427, DMN_ETSIC, 0x0020|0x0040 }, { 2432
, DMN_ETSIC, 0x0020|0x0040 }, { 2442, DMN_ETSIC, 0x0020|0x0040
}, { 2447, DMN_ETSIC, 0x0020|0x0040 }, { 2452, DMN_ETSIC, 0x0020
|0x0040 }, { 2457, DMN_ETSIC, 0x0020|0x0040 }, { 2462, DMN_ETSIC
, 0x0020|0x0040 }, { 2467, DMN_ETSIC, 0x0020|0x0040 }, { 2472
, DMN_ETSIC, 0x0020|0x0040 }, { 2412, DMN_FCCA, 0x0020|0x0040
}, { 2417, DMN_FCCA, 0x0020|0x0040 }, { 2422, DMN_FCCA, 0x0020
|0x0040 }, { 2427, DMN_FCCA, 0x0020|0x0040 }, { 2432, DMN_FCCA
, 0x0020|0x0040 }, { 2442, DMN_FCCA, 0x0020|0x0040 }, { 2447,
DMN_FCCA, 0x0020|0x0040 }, { 2452, DMN_FCCA, 0x0020|0x0040 }
, { 2457, DMN_FCCA, 0x0020|0x0040 }, { 2462, DMN_FCCA, 0x0020
|0x0040 }, { 2412, DMN_MKKA, 0x0020|0x0040 }, { 2417, DMN_MKKA
, 0x0020|0x0040 }, { 2422, DMN_MKKA, 0x0020|0x0040 }, { 2427,
DMN_MKKA, 0x0020|0x0040 }, { 2432, DMN_MKKA, 0x0020|0x0040 }
, { 2437, DMN_MKKA, 0x0020|0x0040 }, { 2442, DMN_MKKA, 0x0020
|0x0040 }, { 2447, DMN_MKKA, 0x0020|0x0040 }, { 2452, DMN_MKKA
, 0x0020|0x0040 }, { 2457, DMN_MKKA, 0x0020|0x0040 }, { 2462,
DMN_MKKA, 0x0020|0x0040 }, { 2467, DMN_MKKA, 0x0020|0x0040 }
, { 2472, DMN_MKKA, 0x0020|0x0040 }, { 2484, DMN_MKKA, 0x0020
}, { 2412, DMN_WORLD, 0x0020|0x0040 }, { 2417, DMN_WORLD, 0x0020
|0x0040 }, { 2422, DMN_WORLD, 0x0020|0x0040 }, { 2427, DMN_WORLD
, 0x0020|0x0040 }, { 2432, DMN_WORLD, 0x0020|0x0040 }, { 2442
, DMN_WORLD, 0x0020|0x0040 }, { 2447, DMN_WORLD, 0x0020|0x0040
}, { 2452, DMN_WORLD, 0x0020|0x0040 }, { 2457, DMN_WORLD, 0x0020
|0x0040 }, { 2462, DMN_WORLD, 0x0020|0x0040 }, { 2467, DMN_WORLD
, 0x0020|0x0040 }, { 2472, DMN_WORLD, 0x0020|0x0040 }, }
;
104
105/*
106 * Initial gain optimization values
107 */
108static const struct ar5k_gain_opt ar5111_gain_opt = AR5K_AR5111_GAIN_OPT{ 4, 9, { { { 4, 1, 1, 1 }, 6 }, { { 4, 0, 1, 1 }, 4 }, { { 3
, 1, 1, 1 }, 3 }, { { 4, 0, 0, 1 }, 1 }, { { 4, 1, 1, 0 }, 0 }
, { { 4, 0, 1, 0 }, -2 }, { { 3, 1, 1, 0 }, -3 }, { { 4, 0, 0
, 0 }, -4 }, { { 2, 1, 1, 0 }, -6 } } }
;
109static const struct ar5k_gain_opt ar5112_gain_opt = AR5K_AR5112_GAIN_OPT{ 1, 8, { { { 3, 0, 0, 0, 0, 0, 0 }, 6 }, { { 2, 0, 0, 0, 0, 0
, 0 }, 0 }, { { 1, 0, 0, 0, 0, 0, 0 }, -3 }, { { 0, 0, 0, 0, 0
, 0, 0 }, -6 }, { { 0, 1, 1, 0, 0, 0, 0 }, -8 }, { { 0, 1, 1,
0, 1, 1, 0 }, -10 }, { { 0, 1, 0, 1, 1, 1, 0 }, -13 }, { { 0
, 1, 0, 1, 1, 0, 1 }, -16 }, } }
;
110
111/*
112 * Initial register for the radio chipsets
113 */
114static const struct ar5k_ini_rf ar5111_rf[] = AR5K_AR5111_INI_RF{ { 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000, 0x00000000
, 0x00000000 } }, { 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000
, 0x00000000, 0x00000000 } }, { 0, 0x989c, { 0x00000000, 0x00000000
, 0x00000000, 0x00000000, 0x00000000 } }, { 0, 0x989c, { 0x00000000
, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, { 0, 0x989c
, { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000
} }, { 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000, 0x00000000
, 0x00000000 } }, { 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000
, 0x00000000, 0x00000000 } }, { 0, 0x989c, { 0x00000000, 0x00000000
, 0x00000000, 0x00000000, 0x00000000 } }, { 0, 0x989c, { 0x00000000
, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, { 0, 0x989c
, { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000
} }, { 0, 0x989c, { 0x00000000, 0x00000000, 0x00000000, 0x00000000
, 0x00000000 } }, { 0, 0x989c, { 0x00380000, 0x00380000, 0x00380000
, 0x00380000, 0x00380000 } }, { 0, 0x989c, { 0x00000000, 0x00000000
, 0x00000000, 0x00000000, 0x00000000 } }, { 0, 0x989c, { 0x00000000
, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, { 0, 0x989c
, { 0x00000000, 0x00000000, 0x000000c0, 0x00000080, 0x00000080
} }, { 0, 0x989c, { 0x000400f9, 0x000400f9, 0x000400ff, 0x000400fd
, 0x000400fd } }, { 0, 0x98d4, { 0x00000000, 0x00000000, 0x00000004
, 0x00000004, 0x00000004 } }, { 1, 0x98d4, { 0x00000020, 0x00000020
, 0x00000020, 0x00000020, 0x00000020 } }, { 2, 0x98d4, { 0x00000010
, 0x00000014, 0x00000010, 0x00000010, 0x00000014 } }, { 3, 0x98d8
, { 0x00601068, 0x00601068, 0x00601068, 0x00601068, 0x00601068
} }, { 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000, 0x00000000
, 0x00000000 } }, { 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000
, 0x00000000, 0x00000000 } }, { 6, 0x989c, { 0x00000000, 0x00000000
, 0x00000000, 0x00000000, 0x00000000 } }, { 6, 0x989c, { 0x00000000
, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, { 6, 0x989c
, { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000
} }, { 6, 0x989c, { 0x10000000, 0x10000000, 0x10000000, 0x10000000
, 0x10000000 } }, { 6, 0x989c, { 0x04000000, 0x04000000, 0x04000000
, 0x04000000, 0x04000000 } }, { 6, 0x989c, { 0x00000000, 0x00000000
, 0x00000000, 0x00000000, 0x00000000 } }, { 6, 0x989c, { 0x00000000
, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, { 6, 0x989c
, { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000
} }, { 6, 0x989c, { 0x00000000, 0x00000000, 0x0a000000, 0x00000000
, 0x00000000 } }, { 6, 0x989c, { 0x003800c0, 0x00380080, 0x023800c0
, 0x003800c0, 0x003800c0 } }, { 6, 0x989c, { 0x00020006, 0x00020006
, 0x00000006, 0x00020006, 0x00020006 } }, { 6, 0x989c, { 0x00000089
, 0x00000089, 0x00000089, 0x00000089, 0x00000089 } }, { 6, 0x989c
, { 0x000000a0, 0x000000a0, 0x000000a0, 0x000000a0, 0x000000a0
} }, { 6, 0x989c, { 0x00040007, 0x00040007, 0x00040007, 0x00040007
, 0x00040007 } }, { 6, 0x98d4, { 0x0000001a, 0x0000001a, 0x0000001a
, 0x0000001a, 0x0000001a } }, { 7, 0x989c, { 0x00000040, 0x00000048
, 0x00000040, 0x00000040, 0x00000040 } }, { 7, 0x989c, { 0x00000010
, 0x00000010, 0x00000010, 0x00000010, 0x00000010 } }, { 7, 0x989c
, { 0x00000008, 0x00000008, 0x00000008, 0x00000008, 0x00000008
} }, { 7, 0x989c, { 0x0000004f, 0x0000004f, 0x0000004f, 0x0000004f
, 0x0000004f } }, { 7, 0x989c, { 0x000000f1, 0x000000f1, 0x00000061
, 0x000000f1, 0x000000f1 } }, { 7, 0x989c, { 0x0000904f, 0x0000904f
, 0x0000904c, 0x0000904f, 0x0000904f } }, { 7, 0x989c, { 0x0000125a
, 0x0000125a, 0x0000129a, 0x0000125a, 0x0000125a } }, { 7, 0x98cc
, { 0x0000000e, 0x0000000e, 0x0000000f, 0x0000000e, 0x0000000e
} }, }
;
115static const struct ar5k_ini_rf ar5112_rf[] = AR5K_AR5112_INI_RF{ { 1, 0x98d4, { 0x00000020, 0x00000020, 0x00000020, 0x00000020
, 0x00000020 } }, { 2, 0x98d0, { 0x03060408, 0x03070408, 0x03060408
, 0x03060408, 0x03070408 } }, { 3, 0x98dc, { 0x00a0c0c0, 0x00a0c0c0
, 0x00e0c0c0, 0x00e0c0c0, 0x00e0c0c0 } }, { 6, 0x989c, { 0x00a00000
, 0x00a00000, 0x00a00000, 0x00a00000, 0x00a00000 } }, { 6, 0x989c
, { 0x000a0000, 0x000a0000, 0x000a0000, 0x000a0000, 0x000a0000
} }, { 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000, 0x00000000
, 0x00000000 } }, { 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000
, 0x00000000, 0x00000000 } }, { 6, 0x989c, { 0x00660000, 0x00660000
, 0x00660000, 0x00660000, 0x00660000 } }, { 6, 0x989c, { 0x00db0000
, 0x00db0000, 0x00db0000, 0x00db0000, 0x00db0000 } }, { 6, 0x989c
, { 0x00f10000, 0x00f10000, 0x00f10000, 0x00f10000, 0x00f10000
} }, { 6, 0x989c, { 0x00120000, 0x00120000, 0x00120000, 0x00120000
, 0x00120000 } }, { 6, 0x989c, { 0x00120000, 0x00120000, 0x00120000
, 0x00120000, 0x00120000 } }, { 6, 0x989c, { 0x00730000, 0x00730000
, 0x00730000, 0x00730000, 0x00730000 } }, { 6, 0x989c, { 0x00000000
, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, { 6, 0x989c
, { 0x000c0000, 0x000c0000, 0x000c0000, 0x000c0000, 0x000c0000
} }, { 6, 0x989c, { 0x00ff0000, 0x00ff0000, 0x00ff0000, 0x00ff0000
, 0x00ff0000 } }, { 6, 0x989c, { 0x00ff0000, 0x00ff0000, 0x00ff0000
, 0x00ff0000, 0x00ff0000 } }, { 6, 0x989c, { 0x008b0000, 0x008b0000
, 0x008b0000, 0x008b0000, 0x008b0000 } }, { 6, 0x989c, { 0x00600000
, 0x00600000, 0x00600000, 0x00600000, 0x00600000 } }, { 6, 0x989c
, { 0x000c0000, 0x000c0000, 0x000c0000, 0x000c0000, 0x000c0000
} }, { 6, 0x989c, { 0x00840000, 0x00840000, 0x00840000, 0x00840000
, 0x00840000 } }, { 6, 0x989c, { 0x00640000, 0x00640000, 0x00640000
, 0x00640000, 0x00640000 } }, { 6, 0x989c, { 0x00200000, 0x00200000
, 0x00200000, 0x00200000, 0x00200000 } }, { 6, 0x989c, { 0x00240000
, 0x00240000, 0x00240000, 0x00240000, 0x00240000 } }, { 6, 0x989c
, { 0x00250000, 0x00250000, 0x00250000, 0x00250000, 0x00250000
} }, { 6, 0x989c, { 0x00110000, 0x00110000, 0x00110000, 0x00110000
, 0x00110000 } }, { 6, 0x989c, { 0x00110000, 0x00110000, 0x00110000
, 0x00110000, 0x00110000 } }, { 6, 0x989c, { 0x00510000, 0x00510000
, 0x00510000, 0x00510000, 0x00510000 } }, { 6, 0x989c, { 0x1c040000
, 0x1c040000, 0x1c040000, 0x1c040000, 0x1c040000 } }, { 6, 0x989c
, { 0x000a0000, 0x000a0000, 0x000a0000, 0x000a0000, 0x000a0000
} }, { 6, 0x989c, { 0x00a10000, 0x00a10000, 0x00a10000, 0x00a10000
, 0x00a10000 } }, { 6, 0x989c, { 0x00400000, 0x00400000, 0x00400000
, 0x00400000, 0x00400000 } }, { 6, 0x989c, { 0x03090000, 0x03090000
, 0x03090000, 0x03090000, 0x03090000 } }, { 6, 0x989c, { 0x06000000
, 0x06000000, 0x06000000, 0x06000000, 0x06000000 } }, { 6, 0x989c
, { 0x000000b0, 0x000000b0, 0x000000a8, 0x000000a8, 0x000000a8
} }, { 6, 0x989c, { 0x0000002e, 0x0000002e, 0x0000002e, 0x0000002e
, 0x0000002e } }, { 6, 0x989c, { 0x006c4a41, 0x006c4a41, 0x006c4af1
, 0x006c4a61, 0x006c4a61 } }, { 6, 0x989c, { 0x0050892a, 0x0050892a
, 0x0050892b, 0x0050892b, 0x0050892b } }, { 6, 0x989c, { 0x00842400
, 0x00842400, 0x00842400, 0x00842400, 0x00842400 } }, { 6, 0x989c
, { 0x00c69200, 0x00c69200, 0x00c69200, 0x00c69200, 0x00c69200
} }, { 6, 0x98d0, { 0x0002000c, 0x0002000c, 0x0002000c, 0x0002000c
, 0x0002000c } }, { 7, 0x989c, { 0x00000094, 0x00000094, 0x00000094
, 0x00000094, 0x00000094 } }, { 7, 0x989c, { 0x00000091, 0x00000091
, 0x00000091, 0x00000091, 0x00000091 } }, { 7, 0x989c, { 0x0000000a
, 0x0000000a, 0x00000012, 0x00000012, 0x00000012 } }, { 7, 0x989c
, { 0x00000080, 0x00000080, 0x00000080, 0x00000080, 0x00000080
} }, { 7, 0x989c, { 0x000000c1, 0x000000c1, 0x000000c1, 0x000000c1
, 0x000000c1 } }, { 7, 0x989c, { 0x00000060, 0x00000060, 0x00000060
, 0x00000060, 0x00000060 } }, { 7, 0x989c, { 0x000000f0, 0x000000f0
, 0x000000f0, 0x000000f0, 0x000000f0 } }, { 7, 0x989c, { 0x00000022
, 0x00000022, 0x00000022, 0x00000022, 0x00000022 } }, { 7, 0x989c
, { 0x00000092, 0x00000092, 0x00000092, 0x00000092, 0x00000092
} }, { 7, 0x989c, { 0x000000d4, 0x000000d4, 0x000000d4, 0x000000d4
, 0x000000d4 } }, { 7, 0x989c, { 0x000014cc, 0x000014cc, 0x000014cc
, 0x000014cc, 0x000014cc } }, { 7, 0x989c, { 0x0000048c, 0x0000048c
, 0x0000048c, 0x0000048c, 0x0000048c } }, { 7, 0x98c4, { 0x00000003
, 0x00000003, 0x00000003, 0x00000003, 0x00000003 } }, }
;
116static const struct ar5k_ini_rf ar5112a_rf[] = AR5K_AR5112A_INI_RF{ { 1, 0x98d4, { 0x00000020, 0x00000020, 0x00000020, 0x00000020
, 0x00000020 } }, { 2, 0x98d0, { 0x03060408, 0x03070408, 0x03060408
, 0x03060408, 0x03070408 } }, { 3, 0x98dc, { 0x00a0c0c0, 0x00a0c0c0
, 0x00e0c0c0, 0x00e0c0c0, 0x00e0c0c0 } }, { 6, 0x989c, { 0x0f000000
, 0x0f000000, 0x0f000000, 0x0f000000, 0x0f000000 } }, { 6, 0x989c
, { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000
} }, { 6, 0x989c, { 0x00800000, 0x00800000, 0x00800000, 0x00800000
, 0x00800000 } }, { 6, 0x989c, { 0x002a0000, 0x002a0000, 0x002a0000
, 0x002a0000, 0x002a0000 } }, { 6, 0x989c, { 0x00010000, 0x00010000
, 0x00010000, 0x00010000, 0x00010000 } }, { 6, 0x989c, { 0x00000000
, 0x00000000, 0x00000000, 0x00000000, 0x00000000 } }, { 6, 0x989c
, { 0x00180000, 0x00180000, 0x00180000, 0x00180000, 0x00180000
} }, { 6, 0x989c, { 0x00600000, 0x00600000, 0x006e0000, 0x006e0000
, 0x006e0000 } }, { 6, 0x989c, { 0x00c70000, 0x00c70000, 0x00c70000
, 0x00c70000, 0x00c70000 } }, { 6, 0x989c, { 0x004b0000, 0x004b0000
, 0x004b0000, 0x004b0000, 0x004b0000 } }, { 6, 0x989c, { 0x04480000
, 0x04480000, 0x04480000, 0x04480000, 0x04480000 } }, { 6, 0x989c
, { 0x00220000, 0x00220000, 0x00220000, 0x00220000, 0x00220000
} }, { 6, 0x989c, { 0x00e40000, 0x00e40000, 0x00e40000, 0x00e40000
, 0x00e40000 } }, { 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000
, 0x00000000, 0x00000000 } }, { 6, 0x989c, { 0x00fc0000, 0x00fc0000
, 0x00fc0000, 0x00fc0000, 0x00fc0000 } }, { 6, 0x989c, { 0x00ff0000
, 0x00ff0000, 0x00ff0000, 0x00ff0000, 0x00ff0000 } }, { 6, 0x989c
, { 0x043f0000, 0x043f0000, 0x043f0000, 0x043f0000, 0x043f0000
} }, { 6, 0x989c, { 0x000c0000, 0x000c0000, 0x000c0000, 0x000c0000
, 0x000c0000 } }, { 6, 0x989c, { 0x00190000, 0x00190000, 0x00190000
, 0x00190000, 0x00190000 } }, { 6, 0x989c, { 0x00240000, 0x00240000
, 0x00240000, 0x00240000, 0x00240000 } }, { 6, 0x989c, { 0x00b40000
, 0x00b40000, 0x00b40000, 0x00b40000, 0x00b40000 } }, { 6, 0x989c
, { 0x00990000, 0x00990000, 0x00990000, 0x00990000, 0x00990000
} }, { 6, 0x989c, { 0x00500000, 0x00500000, 0x00500000, 0x00500000
, 0x00500000 } }, { 6, 0x989c, { 0x002a0000, 0x002a0000, 0x002a0000
, 0x002a0000, 0x002a0000 } }, { 6, 0x989c, { 0x00120000, 0x00120000
, 0x00120000, 0x00120000, 0x00120000 } }, { 6, 0x989c, { 0xc0320000
, 0xc0320000, 0xc0320000, 0xc0320000, 0xc0320000 } }, { 6, 0x989c
, { 0x01740000, 0x01740000, 0x01740000, 0x01740000, 0x01740000
} }, { 6, 0x989c, { 0x00110000, 0x00110000, 0x00110000, 0x00110000
, 0x00110000 } }, { 6, 0x989c, { 0x86280000, 0x86280000, 0x86280000
, 0x86280000, 0x86280000 } }, { 6, 0x989c, { 0x31840000, 0x31840000
, 0x31840000, 0x31840000, 0x31840000 } }, { 6, 0x989c, { 0x00020080
, 0x00020080, 0x00020080, 0x00020080, 0x00020080 } }, { 6, 0x989c
, { 0x00080009, 0x00080009, 0x00080009, 0x00080009, 0x00080009
} }, { 6, 0x989c, { 0x00000003, 0x00000003, 0x00000003, 0x00000003
, 0x00000003 } }, { 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000
, 0x00000000, 0x00000000 } }, { 6, 0x989c, { 0x000000b2, 0x000000b2
, 0x000000b2, 0x000000b2, 0x000000b2 } }, { 6, 0x989c, { 0x00b02084
, 0x00b02084, 0x00b02084, 0x00b02084, 0x00b02084 } }, { 6, 0x989c
, { 0x004125a4, 0x004125a4, 0x004125a4, 0x004125a4, 0x004125a4
} }, { 6, 0x989c, { 0x00119220, 0x00119220, 0x00119220, 0x00119220
, 0x00119220 } }, { 6, 0x989c, { 0x001a4800, 0x001a4800, 0x001a4800
, 0x001a4800, 0x001a4800 } }, { 6, 0x98d8, { 0x000b0230, 0x000b0230
, 0x000b0230, 0x000b0230, 0x000b0230 } }, { 7, 0x989c, { 0x00000094
, 0x00000094, 0x00000094, 0x00000094, 0x00000094 } }, { 7, 0x989c
, { 0x00000091, 0x00000091, 0x00000091, 0x00000091, 0x00000091
} }, { 7, 0x989c, { 0x00000012, 0x00000012, 0x00000012, 0x00000012
, 0x00000012 } }, { 7, 0x989c, { 0x00000080, 0x00000080, 0x00000080
, 0x00000080, 0x00000080 } }, { 7, 0x989c, { 0x000000d9, 0x000000d9
, 0x000000d9, 0x000000d9, 0x000000d9 } }, { 7, 0x989c, { 0x00000060
, 0x00000060, 0x00000060, 0x00000060, 0x00000060 } }, { 7, 0x989c
, { 0x000000f0, 0x000000f0, 0x000000f0, 0x000000f0, 0x000000f0
} }, { 7, 0x989c, { 0x000000a2, 0x000000a2, 0x000000a2, 0x000000a2
, 0x000000a2 } }, { 7, 0x989c, { 0x00000052, 0x00000052, 0x00000052
, 0x00000052, 0x00000052 } }, { 7, 0x989c, { 0x000000d4, 0x000000d4
, 0x000000d4, 0x000000d4, 0x000000d4 } }, { 7, 0x989c, { 0x000014cc
, 0x000014cc, 0x000014cc, 0x000014cc, 0x000014cc } }, { 7, 0x989c
, { 0x0000048c, 0x0000048c, 0x0000048c, 0x0000048c, 0x0000048c
} }, { 7, 0x98c4, { 0x00000003, 0x00000003, 0x00000003, 0x00000003
, 0x00000003 } }, }
;
117static const struct ar5k_ini_rf ar5413_rf[] = AR5K_AR5413_INI_RF{ { 1, 0x98d4, { 0x00000020, 0x00000020, 0x00000020, 0x00000020
, 0x00000020 } }, { 2, 0x98d0, { 0x00000008, 0x00000008, 0x00000008
, 0x00000008, 0x00000008 } }, { 3, 0x98dc, { 0x00a000c0, 0x00a000c0
, 0x00e000c0, 0x00e000c0, 0x00e000c0 } }, { 6, 0x989c, { 0x33000000
, 0x33000000, 0x33000000, 0x33000000, 0x33000000 } }, { 6, 0x989c
, { 0x01000000, 0x01000000, 0x01000000, 0x01000000, 0x01000000
} }, { 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000, 0x00000000
, 0x00000000 } }, { 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000
, 0x00000000, 0x00000000 } }, { 6, 0x989c, { 0x00000000, 0x00000000
, 0x00000000, 0x00000000, 0x00000000 } }, { 6, 0x989c, { 0x1f000000
, 0x1f000000, 0x1f000000, 0x1f000000, 0x1f000000 } }, { 6, 0x989c
, { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000
} }, { 6, 0x989c, { 0x00b80000, 0x00b80000, 0x00b80000, 0x00b80000
, 0x00b80000 } }, { 6, 0x989c, { 0x00b70000, 0x00b70000, 0x00b70000
, 0x00b70000, 0x00b70000 } }, { 6, 0x989c, { 0x00840000, 0x00840000
, 0x00840000, 0x00840000, 0x00840000 } }, { 6, 0x989c, { 0x00980000
, 0x00980000, 0x00980000, 0x00980000, 0x00980000 } }, { 6, 0x989c
, { 0x00c00000, 0x00c00000, 0x00c00000, 0x00c00000, 0x00c00000
} }, { 6, 0x989c, { 0x00ff0000, 0x00ff0000, 0x00ff0000, 0x00ff0000
, 0x00ff0000 } }, { 6, 0x989c, { 0x00ff0000, 0x00ff0000, 0x00ff0000
, 0x00ff0000, 0x00ff0000 } }, { 6, 0x989c, { 0x00ff0000, 0x00ff0000
, 0x00ff0000, 0x00ff0000, 0x00ff0000 } }, { 6, 0x989c, { 0x00ff0000
, 0x00ff0000, 0x00ff0000, 0x00ff0000, 0x00ff0000 } }, { 6, 0x989c
, { 0x00d70000, 0x00d70000, 0x00d70000, 0x00d70000, 0x00d70000
} }, { 6, 0x989c, { 0x00610000, 0x00610000, 0x00610000, 0x00610000
, 0x00610000 } }, { 6, 0x989c, { 0x00fe0000, 0x00fe0000, 0x00fe0000
, 0x00fe0000, 0x00fe0000 } }, { 6, 0x989c, { 0x00de0000, 0x00de0000
, 0x00de0000, 0x00de0000, 0x00de0000 } }, { 6, 0x989c, { 0x007f0000
, 0x007f0000, 0x007f0000, 0x007f0000, 0x007f0000 } }, { 6, 0x989c
, { 0x043d0000, 0x043d0000, 0x043d0000, 0x043d0000, 0x043d0000
} }, { 6, 0x989c, { 0x00770000, 0x00770000, 0x00770000, 0x00770000
, 0x00770000 } }, { 6, 0x989c, { 0x00440000, 0x00440000, 0x00440000
, 0x00440000, 0x00440000 } }, { 6, 0x989c, { 0x00980000, 0x00980000
, 0x00980000, 0x00980000, 0x00980000 } }, { 6, 0x989c, { 0x00100080
, 0x00100080, 0x00100080, 0x00100080, 0x00100080 } }, { 6, 0x989c
, { 0x0005c034, 0x0005c034, 0x0005c034, 0x0005c034, 0x0005c034
} }, { 6, 0x989c, { 0x003100f0, 0x003100f0, 0x003100f0, 0x003100f0
, 0x003100f0 } }, { 6, 0x989c, { 0x000c011f, 0x000c011f, 0x000c011f
, 0x000c011f, 0x000c011f } }, { 6, 0x989c, { 0x00510040, 0x00510040
, 0x005100a0, 0x005100a0, 0x005100a0 } }, { 6, 0x989c, { 0x0050006a
, 0x0050006a, 0x005000dd, 0x005000dd, 0x005000dd } }, { 6, 0x989c
, { 0x00000001, 0x00000001, 0x00000000, 0x00000000, 0x00000000
} }, { 6, 0x989c, { 0x00004044, 0x00004044, 0x00004044, 0x00004044
, 0x00004044 } }, { 6, 0x989c, { 0x00000000, 0x00000000, 0x00000000
, 0x00000000, 0x00000000 } }, { 6, 0x989c, { 0x000060c0, 0x000060c0
, 0x000060c0, 0x000060c0, 0x000060c0 } }, { 6, 0x989c, { 0x00002c00
, 0x00002c00, 0x00003600, 0x00003600, 0x00003600 } }, { 6, 0x98c8
, { 0x00000403, 0x00000403, 0x00040403, 0x00040403, 0x00040403
} }, { 7, 0x989c, { 0x00006400, 0x00006400, 0x00006400, 0x00006400
, 0x00006400 } }, { 7, 0x989c, { 0x00000800, 0x00000800, 0x00000800
, 0x00000800, 0x00000800 } }, { 7, 0x98cc, { 0x0000000e, 0x0000000e
, 0x0000000e, 0x0000000e, 0x0000000e } }, }
;
118static const struct ar5k_ini_rf ar2413_rf[] = AR5K_AR2413_INI_RF{ { 1, 0x98d4, { 0, 0, 0x00000020, 0x00000020, 0x00000020 } }
, { 2, 0x98d0, { 0, 0, 0x02001408, 0x02001408, 0x02001408 } }
, { 3, 0x98dc, { 0, 0, 0x00e020c0, 0x00e020c0, 0x00e020c0 } }
, { 6, 0x989c, { 0, 0, 0xf0000000, 0xf0000000, 0xf0000000 } }
, { 6, 0x989c, { 0, 0, 0x00000000, 0x00000000, 0x00000000 } }
, { 6, 0x989c, { 0, 0, 0x03000000, 0x03000000, 0x03000000 } }
, { 6, 0x989c, { 0, 0, 0x00000000, 0x00000000, 0x00000000 } }
, { 6, 0x989c, { 0, 0, 0x00000000, 0x00000000, 0x00000000 } }
, { 6, 0x989c, { 0, 0, 0x00000000, 0x00000000, 0x00000000 } }
, { 6, 0x989c, { 0, 0, 0x00000000, 0x00000000, 0x00000000 } }
, { 6, 0x989c, { 0, 0, 0x00000000, 0x00000000, 0x00000000 } }
, { 6, 0x989c, { 0, 0, 0x40400000, 0x40400000, 0x40400000 } }
, { 6, 0x989c, { 0, 0, 0x65050000, 0x65050000, 0x65050000 } }
, { 6, 0x989c, { 0, 0, 0x00000000, 0x00000000, 0x00000000 } }
, { 6, 0x989c, { 0, 0, 0x00000000, 0x00000000, 0x00000000 } }
, { 6, 0x989c, { 0, 0, 0x00420000, 0x00420000, 0x00420000 } }
, { 6, 0x989c, { 0, 0, 0x00b50000, 0x00b50000, 0x00b50000 } }
, { 6, 0x989c, { 0, 0, 0x00030000, 0x00030000, 0x00030000 } }
, { 6, 0x989c, { 0, 0, 0x00f70000, 0x00f70000, 0x00f70000 } }
, { 6, 0x989c, { 0, 0, 0x009d0000, 0x009d0000, 0x009d0000 } }
, { 6, 0x989c, { 0, 0, 0x00220000, 0x00220000, 0x00220000 } }
, { 6, 0x989c, { 0, 0, 0x04220000, 0x04220000, 0x04220000 } }
, { 6, 0x989c, { 0, 0, 0x00230018, 0x00230018, 0x00230018 } }
, { 6, 0x989c, { 0, 0, 0x00280050, 0x00280050, 0x00280050 } }
, { 6, 0x989c, { 0, 0, 0x005000c3, 0x005000c3, 0x005000c3 } }
, { 6, 0x989c, { 0, 0, 0x0004007f, 0x0004007f, 0x0004007f } }
, { 6, 0x989c, { 0, 0, 0x00000458, 0x00000458, 0x00000458 } }
, { 6, 0x989c, { 0, 0, 0x00000000, 0x00000000, 0x00000000 } }
, { 6, 0x989c, { 0, 0, 0x0000c000, 0x0000c000, 0x0000c000 } }
, { 6, 0x98d8, { 0, 0, 0x00400230, 0x00400230, 0x00400230 } }
, { 7, 0x989c, { 0, 0, 0x00006400, 0x00006400, 0x00006400 } }
, { 7, 0x989c, { 0, 0, 0x00000800, 0x00000800, 0x00000800 } }
, { 7, 0x98cc, { 0, 0, 0x0000000e, 0x0000000e, 0x0000000e } }
, }
;
119static const struct ar5k_ini_rf ar2425_rf[] = AR5K_AR2425_INI_RF{ { 1, 0x98d4, { 0, 0, 0, 0x00000020, 0x00000020 } }, { 2, 0x98d0
, { 0, 0, 0, 0x02001408, 0x02001408 } }, { 3, 0x98dc, { 0, 0,
0, 0x00e020c0, 0x00e020c0 } }, { 6, 0x989c, { 0, 0, 0, 0x10000000
, 0x10000000 } }, { 6, 0x989c, { 0, 0, 0, 0x00000000, 0x00000000
} }, { 6, 0x989c, { 0, 0, 0, 0x00000000, 0x00000000 } }, { 6
, 0x989c, { 0, 0, 0, 0x00000000, 0x00000000 } }, { 6, 0x989c,
{ 0, 0, 0, 0x00000000, 0x00000000 } }, { 6, 0x989c, { 0, 0, 0
, 0x00000000, 0x00000000 } }, { 6, 0x989c, { 0, 0, 0, 0x00000000
, 0x00000000 } }, { 6, 0x989c, { 0, 0, 0, 0x00000000, 0x00000000
} }, { 6, 0x989c, { 0, 0, 0, 0x00000000, 0x00000000 } }, { 6
, 0x989c, { 0, 0, 0, 0x00000000, 0x00000000 } }, { 6, 0x989c,
{ 0, 0, 0, 0x00000000, 0x00000000 } }, { 6, 0x989c, { 0, 0, 0
, 0x002a0000, 0x002a0000 } }, { 6, 0x989c, { 0, 0, 0, 0x00000000
, 0x00000000 } }, { 6, 0x989c, { 0, 0, 0, 0x00000000, 0x00000000
} }, { 6, 0x989c, { 0, 0, 0, 0x00100000, 0x00100000 } }, { 6
, 0x989c, { 0, 0, 0, 0x00020000, 0x00020000 } }, { 6, 0x989c,
{ 0, 0, 0, 0x00730000, 0x00730000 } }, { 6, 0x989c, { 0, 0, 0
, 0x00f80000, 0x00f80000 } }, { 6, 0x989c, { 0, 0, 0, 0x00e70000
, 0x00e70000 } }, { 6, 0x989c, { 0, 0, 0, 0x00140000, 0x00140000
} }, { 6, 0x989c, { 0, 0, 0, 0x00910040, 0x00910040 } }, { 6
, 0x989c, { 0, 0, 0, 0x0007001a, 0x0007001a } }, { 6, 0x989c,
{ 0, 0, 0, 0x00410000, 0x00410000 } }, { 6, 0x989c, { 0, 0, 0
, 0x00810060, 0x00810060 } }, { 6, 0x989c, { 0, 0, 0, 0x00020803
, 0x00020803 } }, { 6, 0x989c, { 0, 0, 0, 0x00000000, 0x00000000
} }, { 6, 0x989c, { 0, 0, 0, 0x00000000, 0x00000000 } }, { 6
, 0x989c, { 0, 0, 0, 0x00001660, 0x00001660 } }, { 6, 0x989c,
{ 0, 0, 0, 0x00001688, 0x00001688 } }, { 6, 0x98c4, { 0, 0, 0
, 0x00000001, 0x00000001 } }, { 7, 0x989c, { 0, 0, 0, 0x00006400
, 0x00006400 } }, { 7, 0x989c, { 0, 0, 0, 0x00000800, 0x00000800
} }, { 7, 0x98cc, { 0, 0, 0, 0x0000000e, 0x0000000e } } }
;
120static const struct ar5k_ini_rfgain ar5111_rfg[] = AR5K_AR5111_INI_RFGAIN{ { (0x9a00 + ((0) << 2)), { 0x000001a9, 0x00000000 } }
, { (0x9a00 + ((1) << 2)), { 0x000001e9, 0x00000040 } }
, { (0x9a00 + ((2) << 2)), { 0x00000029, 0x00000080 } }
, { (0x9a00 + ((3) << 2)), { 0x00000069, 0x00000150 } }
, { (0x9a00 + ((4) << 2)), { 0x00000199, 0x00000190 } }
, { (0x9a00 + ((5) << 2)), { 0x000001d9, 0x000001d0 } }
, { (0x9a00 + ((6) << 2)), { 0x00000019, 0x00000010 } }
, { (0x9a00 + ((7) << 2)), { 0x00000059, 0x00000044 } }
, { (0x9a00 + ((8) << 2)), { 0x00000099, 0x00000084 } }
, { (0x9a00 + ((9) << 2)), { 0x000001a5, 0x00000148 } }
, { (0x9a00 + ((10) << 2)), { 0x000001e5, 0x00000188 } }
, { (0x9a00 + ((11) << 2)), { 0x00000025, 0x000001c8 } }
, { (0x9a00 + ((12) << 2)), { 0x000001c8, 0x00000014 } }
, { (0x9a00 + ((13) << 2)), { 0x00000008, 0x00000042 } }
, { (0x9a00 + ((14) << 2)), { 0x00000048, 0x00000082 } }
, { (0x9a00 + ((15) << 2)), { 0x00000088, 0x00000178 } }
, { (0x9a00 + ((16) << 2)), { 0x00000198, 0x000001b8 } }
, { (0x9a00 + ((17) << 2)), { 0x000001d8, 0x000001f8 } }
, { (0x9a00 + ((18) << 2)), { 0x00000018, 0x00000012 } }
, { (0x9a00 + ((19) << 2)), { 0x00000058, 0x00000052 } }
, { (0x9a00 + ((20) << 2)), { 0x00000098, 0x00000092 } }
, { (0x9a00 + ((21) << 2)), { 0x000001a4, 0x0000017c } }
, { (0x9a00 + ((22) << 2)), { 0x000001e4, 0x000001bc } }
, { (0x9a00 + ((23) << 2)), { 0x00000024, 0x000001fc } }
, { (0x9a00 + ((24) << 2)), { 0x00000064, 0x0000000a } }
, { (0x9a00 + ((25) << 2)), { 0x000000a4, 0x0000004a } }
, { (0x9a00 + ((26) << 2)), { 0x000000e4, 0x0000008a } }
, { (0x9a00 + ((27) << 2)), { 0x0000010a, 0x0000015a } }
, { (0x9a00 + ((28) << 2)), { 0x0000014a, 0x0000019a } }
, { (0x9a00 + ((29) << 2)), { 0x0000018a, 0x000001da } }
, { (0x9a00 + ((30) << 2)), { 0x000001ca, 0x0000000e } }
, { (0x9a00 + ((31) << 2)), { 0x0000000a, 0x0000004e } }
, { (0x9a00 + ((32) << 2)), { 0x0000004a, 0x0000008e } }
, { (0x9a00 + ((33) << 2)), { 0x0000008a, 0x0000015e } }
, { (0x9a00 + ((34) << 2)), { 0x000001ba, 0x0000019e } }
, { (0x9a00 + ((35) << 2)), { 0x000001fa, 0x000001de } }
, { (0x9a00 + ((36) << 2)), { 0x0000003a, 0x00000009 } }
, { (0x9a00 + ((37) << 2)), { 0x0000007a, 0x00000049 } }
, { (0x9a00 + ((38) << 2)), { 0x00000186, 0x00000089 } }
, { (0x9a00 + ((39) << 2)), { 0x000001c6, 0x00000179 } }
, { (0x9a00 + ((40) << 2)), { 0x00000006, 0x000001b9 } }
, { (0x9a00 + ((41) << 2)), { 0x00000046, 0x000001f9 } }
, { (0x9a00 + ((42) << 2)), { 0x00000086, 0x00000039 } }
, { (0x9a00 + ((43) << 2)), { 0x000000c6, 0x00000079 } }
, { (0x9a00 + ((44) << 2)), { 0x000000c6, 0x000000b9 } }
, { (0x9a00 + ((45) << 2)), { 0x000000c6, 0x000001bd } }
, { (0x9a00 + ((46) << 2)), { 0x000000c6, 0x000001fd } }
, { (0x9a00 + ((47) << 2)), { 0x000000c6, 0x0000003d } }
, { (0x9a00 + ((48) << 2)), { 0x000000c6, 0x0000007d } }
, { (0x9a00 + ((49) << 2)), { 0x000000c6, 0x000000bd } }
, { (0x9a00 + ((50) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((51) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((52) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((53) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((54) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((55) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((56) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((57) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((58) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((59) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((60) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((61) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((62) << 2)), { 0x000000c6, 0x000000fd } }
, { (0x9a00 + ((63) << 2)), { 0x000000c6, 0x000000fd } }
}
;
121static const struct ar5k_ini_rfgain ar5112_rfg[] = AR5K_AR5112_INI_RFGAIN{ { (0x9a00 + ((0) << 2)), { 0x00000007, 0x00000007 } }
, { (0x9a00 + ((1) << 2)), { 0x00000047, 0x00000047 } }
, { (0x9a00 + ((2) << 2)), { 0x00000087, 0x00000087 } }
, { (0x9a00 + ((3) << 2)), { 0x000001a0, 0x000001a0 } }
, { (0x9a00 + ((4) << 2)), { 0x000001e0, 0x000001e0 } }
, { (0x9a00 + ((5) << 2)), { 0x00000020, 0x00000020 } }
, { (0x9a00 + ((6) << 2)), { 0x00000060, 0x00000060 } }
, { (0x9a00 + ((7) << 2)), { 0x000001a1, 0x000001a1 } }
, { (0x9a00 + ((8) << 2)), { 0x000001e1, 0x000001e1 } }
, { (0x9a00 + ((9) << 2)), { 0x00000021, 0x00000021 } }
, { (0x9a00 + ((10) << 2)), { 0x00000061, 0x00000061 } }
, { (0x9a00 + ((11) << 2)), { 0x00000162, 0x00000162 } }
, { (0x9a00 + ((12) << 2)), { 0x000001a2, 0x000001a2 } }
, { (0x9a00 + ((13) << 2)), { 0x000001e2, 0x000001e2 } }
, { (0x9a00 + ((14) << 2)), { 0x00000022, 0x00000022 } }
, { (0x9a00 + ((15) << 2)), { 0x00000062, 0x00000062 } }
, { (0x9a00 + ((16) << 2)), { 0x00000163, 0x00000163 } }
, { (0x9a00 + ((17) << 2)), { 0x000001a3, 0x000001a3 } }
, { (0x9a00 + ((18) << 2)), { 0x000001e3, 0x000001e3 } }
, { (0x9a00 + ((19) << 2)), { 0x00000023, 0x00000023 } }
, { (0x9a00 + ((20) << 2)), { 0x00000063, 0x00000063 } }
, { (0x9a00 + ((21) << 2)), { 0x00000184, 0x00000184 } }
, { (0x9a00 + ((22) << 2)), { 0x000001c4, 0x000001c4 } }
, { (0x9a00 + ((23) << 2)), { 0x00000004, 0x00000004 } }
, { (0x9a00 + ((24) << 2)), { 0x000001ea, 0x0000000b } }
, { (0x9a00 + ((25) << 2)), { 0x0000002a, 0x0000004b } }
, { (0x9a00 + ((26) << 2)), { 0x0000006a, 0x0000008b } }
, { (0x9a00 + ((27) << 2)), { 0x000000aa, 0x000001ac } }
, { (0x9a00 + ((28) << 2)), { 0x000001ab, 0x000001ec } }
, { (0x9a00 + ((29) << 2)), { 0x000001eb, 0x0000002c } }
, { (0x9a00 + ((30) << 2)), { 0x0000002b, 0x00000012 } }
, { (0x9a00 + ((31) << 2)), { 0x0000006b, 0x00000052 } }
, { (0x9a00 + ((32) << 2)), { 0x000000ab, 0x00000092 } }
, { (0x9a00 + ((33) << 2)), { 0x000001ac, 0x00000193 } }
, { (0x9a00 + ((34) << 2)), { 0x000001ec, 0x000001d3 } }
, { (0x9a00 + ((35) << 2)), { 0x0000002c, 0x00000013 } }
, { (0x9a00 + ((36) << 2)), { 0x0000003a, 0x00000053 } }
, { (0x9a00 + ((37) << 2)), { 0x0000007a, 0x00000093 } }
, { (0x9a00 + ((38) << 2)), { 0x000000ba, 0x00000194 } }
, { (0x9a00 + ((39) << 2)), { 0x000001bb, 0x000001d4 } }
, { (0x9a00 + ((40) << 2)), { 0x000001fb, 0x00000014 } }
, { (0x9a00 + ((41) << 2)), { 0x0000003b, 0x0000003a } }
, { (0x9a00 + ((42) << 2)), { 0x0000007b, 0x0000007a } }
, { (0x9a00 + ((43) << 2)), { 0x000000bb, 0x000000ba } }
, { (0x9a00 + ((44) << 2)), { 0x000001bc, 0x000001bb } }
, { (0x9a00 + ((45) << 2)), { 0x000001fc, 0x000001fb } }
, { (0x9a00 + ((46) << 2)), { 0x0000003c, 0x0000003b } }
, { (0x9a00 + ((47) << 2)), { 0x0000007c, 0x0000007b } }
, { (0x9a00 + ((48) << 2)), { 0x000000bc, 0x000000bb } }
, { (0x9a00 + ((49) << 2)), { 0x000000fc, 0x000001bc } }
, { (0x9a00 + ((50) << 2)), { 0x000000fc, 0x000001fc } }
, { (0x9a00 + ((51) << 2)), { 0x000000fc, 0x0000003c } }
, { (0x9a00 + ((52) << 2)), { 0x000000fc, 0x0000007c } }
, { (0x9a00 + ((53) << 2)), { 0x000000fc, 0x000000bc } }
, { (0x9a00 + ((54) << 2)), { 0x000000fc, 0x000000fc } }
, { (0x9a00 + ((55) << 2)), { 0x000000fc, 0x000000fc } }
, { (0x9a00 + ((56) << 2)), { 0x000000fc, 0x000000fc } }
, { (0x9a00 + ((57) << 2)), { 0x000000fc, 0x000000fc } }
, { (0x9a00 + ((58) << 2)), { 0x000000fc, 0x000000fc } }
, { (0x9a00 + ((59) << 2)), { 0x000000fc, 0x000000fc } }
, { (0x9a00 + ((60) << 2)), { 0x000000fc, 0x000000fc } }
, { (0x9a00 + ((61) << 2)), { 0x000000fc, 0x000000fc } }
, { (0x9a00 + ((62) << 2)), { 0x000000fc, 0x000000fc } }
, { (0x9a00 + ((63) << 2)), { 0x000000fc, 0x000000fc } }
, }
;
122static const struct ar5k_ini_rfgain ar5413_rfg[] = AR5K_AR5413_INI_RFGAIN{ { (0x9a00 + ((0) << 2)), { 0x00000000, 0x00000000 } }
, { (0x9a00 + ((1) << 2)), { 0x00000040, 0x00000040 } }
, { (0x9a00 + ((2) << 2)), { 0x00000080, 0x00000080 } }
, { (0x9a00 + ((3) << 2)), { 0x000001a1, 0x00000161 } }
, { (0x9a00 + ((4) << 2)), { 0x000001e1, 0x000001a1 } }
, { (0x9a00 + ((5) << 2)), { 0x00000021, 0x000001e1 } }
, { (0x9a00 + ((6) << 2)), { 0x00000061, 0x00000021 } }
, { (0x9a00 + ((7) << 2)), { 0x00000188, 0x00000061 } }
, { (0x9a00 + ((8) << 2)), { 0x000001c8, 0x00000188 } }
, { (0x9a00 + ((9) << 2)), { 0x00000008, 0x000001c8 } }
, { (0x9a00 + ((10) << 2)), { 0x00000048, 0x00000008 } }
, { (0x9a00 + ((11) << 2)), { 0x00000088, 0x00000048 } }
, { (0x9a00 + ((12) << 2)), { 0x000001a9, 0x00000088 } }
, { (0x9a00 + ((13) << 2)), { 0x000001e9, 0x00000169 } }
, { (0x9a00 + ((14) << 2)), { 0x00000029, 0x000001a9 } }
, { (0x9a00 + ((15) << 2)), { 0x00000069, 0x000001e9 } }
, { (0x9a00 + ((16) << 2)), { 0x000001d0, 0x00000029 } }
, { (0x9a00 + ((17) << 2)), { 0x00000010, 0x00000069 } }
, { (0x9a00 + ((18) << 2)), { 0x00000050, 0x00000190 } }
, { (0x9a00 + ((19) << 2)), { 0x00000090, 0x000001d0 } }
, { (0x9a00 + ((20) << 2)), { 0x000001b1, 0x00000010 } }
, { (0x9a00 + ((21) << 2)), { 0x000001f1, 0x00000050 } }
, { (0x9a00 + ((22) << 2)), { 0x00000031, 0x00000090 } }
, { (0x9a00 + ((23) << 2)), { 0x00000071, 0x00000171 } }
, { (0x9a00 + ((24) << 2)), { 0x000001b8, 0x000001b1 } }
, { (0x9a00 + ((25) << 2)), { 0x000001f8, 0x000001f1 } }
, { (0x9a00 + ((26) << 2)), { 0x00000038, 0x00000031 } }
, { (0x9a00 + ((27) << 2)), { 0x00000078, 0x00000071 } }
, { (0x9a00 + ((28) << 2)), { 0x00000199, 0x00000198 } }
, { (0x9a00 + ((29) << 2)), { 0x000001d9, 0x000001d8 } }
, { (0x9a00 + ((30) << 2)), { 0x00000019, 0x00000018 } }
, { (0x9a00 + ((31) << 2)), { 0x00000059, 0x00000058 } }
, { (0x9a00 + ((32) << 2)), { 0x00000099, 0x00000098 } }
, { (0x9a00 + ((33) << 2)), { 0x000000d9, 0x00000179 } }
, { (0x9a00 + ((34) << 2)), { 0x000000f9, 0x000001b9 } }
, { (0x9a00 + ((35) << 2)), { 0x000000f9, 0x000001f9 } }
, { (0x9a00 + ((36) << 2)), { 0x000000f9, 0x00000039 } }
, { (0x9a00 + ((37) << 2)), { 0x000000f9, 0x00000079 } }
, { (0x9a00 + ((38) << 2)), { 0x000000f9, 0x000000b9 } }
, { (0x9a00 + ((39) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((40) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((41) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((42) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((43) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((44) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((45) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((46) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((47) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((48) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((49) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((50) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((51) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((52) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((53) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((54) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((55) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((56) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((57) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((58) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((59) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((60) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((61) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((62) << 2)), { 0x000000f9, 0x000000f9 } }
, { (0x9a00 + ((63) << 2)), { 0x000000f9, 0x000000f9 } }
}
;
123static const struct ar5k_ini_rfgain ar2413_rfg[] = AR5K_AR2413_INI_RFGAIN{ { (0x9a00 + ((0) << 2)), { 0, 0x00000000 } }, { (0x9a00
+ ((1) << 2)), { 0, 0x00000040 } }, { (0x9a00 + ((2) <<
2)), { 0, 0x00000080 } }, { (0x9a00 + ((3) << 2)), { 0
, 0x00000181 } }, { (0x9a00 + ((4) << 2)), { 0, 0x000001c1
} }, { (0x9a00 + ((5) << 2)), { 0, 0x00000001 } }, { (
0x9a00 + ((6) << 2)), { 0, 0x00000041 } }, { (0x9a00 + (
(7) << 2)), { 0, 0x00000081 } }, { (0x9a00 + ((8) <<
2)), { 0, 0x00000168 } }, { (0x9a00 + ((9) << 2)), { 0
, 0x000001a8 } }, { (0x9a00 + ((10) << 2)), { 0, 0x000001e8
} }, { (0x9a00 + ((11) << 2)), { 0, 0x00000028 } }, { (
0x9a00 + ((12) << 2)), { 0, 0x00000068 } }, { (0x9a00 +
((13) << 2)), { 0, 0x00000189 } }, { (0x9a00 + ((14) <<
2)), { 0, 0x000001c9 } }, { (0x9a00 + ((15) << 2)), { 0
, 0x00000009 } }, { (0x9a00 + ((16) << 2)), { 0, 0x00000049
} }, { (0x9a00 + ((17) << 2)), { 0, 0x00000089 } }, { (
0x9a00 + ((18) << 2)), { 0, 0x00000190 } }, { (0x9a00 +
((19) << 2)), { 0, 0x000001d0 } }, { (0x9a00 + ((20) <<
2)), { 0, 0x00000010 } }, { (0x9a00 + ((21) << 2)), { 0
, 0x00000050 } }, { (0x9a00 + ((22) << 2)), { 0, 0x00000090
} }, { (0x9a00 + ((23) << 2)), { 0, 0x00000191 } }, { (
0x9a00 + ((24) << 2)), { 0, 0x000001d1 } }, { (0x9a00 +
((25) << 2)), { 0, 0x00000011 } }, { (0x9a00 + ((26) <<
2)), { 0, 0x00000051 } }, { (0x9a00 + ((27) << 2)), { 0
, 0x00000091 } }, { (0x9a00 + ((28) << 2)), { 0, 0x00000178
} }, { (0x9a00 + ((29) << 2)), { 0, 0x000001b8 } }, { (
0x9a00 + ((30) << 2)), { 0, 0x000001f8 } }, { (0x9a00 +
((31) << 2)), { 0, 0x00000038 } }, { (0x9a00 + ((32) <<
2)), { 0, 0x00000078 } }, { (0x9a00 + ((33) << 2)), { 0
, 0x00000199 } }, { (0x9a00 + ((34) << 2)), { 0, 0x000001d9
} }, { (0x9a00 + ((35) << 2)), { 0, 0x00000019 } }, { (
0x9a00 + ((36) << 2)), { 0, 0x00000059 } }, { (0x9a00 +
((37) << 2)), { 0, 0x00000099 } }, { (0x9a00 + ((38) <<
2)), { 0, 0x000000d9 } }, { (0x9a00 + ((39) << 2)), { 0
, 0x000000f9 } }, { (0x9a00 + ((40) << 2)), { 0, 0x000000f9
} }, { (0x9a00 + ((41) << 2)), { 0, 0x000000f9 } }, { (
0x9a00 + ((42) << 2)), { 0, 0x000000f9 } }, { (0x9a00 +
((43) << 2)), { 0, 0x000000f9 } }, { (0x9a00 + ((44) <<
2)), { 0, 0x000000f9 } }, { (0x9a00 + ((45) << 2)), { 0
, 0x000000f9 } }, { (0x9a00 + ((46) << 2)), { 0, 0x000000f9
} }, { (0x9a00 + ((47) << 2)), { 0, 0x000000f9 } }, { (
0x9a00 + ((48) << 2)), { 0, 0x000000f9 } }, { (0x9a00 +
((49) << 2)), { 0, 0x000000f9 } }, { (0x9a00 + ((50) <<
2)), { 0, 0x000000f9 } }, { (0x9a00 + ((51) << 2)), { 0
, 0x000000f9 } }, { (0x9a00 + ((52) << 2)), { 0, 0x000000f9
} }, { (0x9a00 + ((53) << 2)), { 0, 0x000000f9 } }, { (
0x9a00 + ((54) << 2)), { 0, 0x000000f9 } }, { (0x9a00 +
((55) << 2)), { 0, 0x000000f9 } }, { (0x9a00 + ((56) <<
2)), { 0, 0x000000f9 } }, { (0x9a00 + ((57) << 2)), { 0
, 0x000000f9 } }, { (0x9a00 + ((58) << 2)), { 0, 0x000000f9
} }, { (0x9a00 + ((59) << 2)), { 0, 0x000000f9 } }, { (
0x9a00 + ((60) << 2)), { 0, 0x000000f9 } }, { (0x9a00 +
((61) << 2)), { 0, 0x000000f9 } }, { (0x9a00 + ((62) <<
2)), { 0, 0x000000f9 } }, { (0x9a00 + ((63) << 2)), { 0
, 0x000000f9 } }, }
;
124
125/*
126 * Enable to overwrite the country code (use "00" for debug)
127 */
128#if 0
129#define COUNTRYCODE "00"
130#endif
131
132/*
133 * Perform a lookup if the device is supported by the HAL
134 */
135const char *
136ath_hal_probe(u_int16_t vendor, u_int16_t device)
137{
138 int i;
139
140 /*
141 * Perform a linear search on the table of supported devices
142 */
143 for (i = 0; i < nitems(ar5k_known_products)(sizeof((ar5k_known_products)) / sizeof((ar5k_known_products)
[0]))
; i++) {
144 if (vendor == ar5k_known_products[i].vendor &&
145 device == ar5k_known_products[i].device)
146 return ("");
147 }
148
149 return (NULL((void *)0));
150}
151
152/*
153 * Fills in the HAL structure and initialises the device
154 */
155struct ath_hal *
156ath_hal_attach(u_int16_t device, void *arg, bus_space_tag_t st,
157 bus_space_handle_t sh, u_int is_pcie, int *status)
158{
159 struct ath_softc *sc = (struct ath_softc *)arg;
160 struct ath_hal *hal = NULL((void *)0);
161 ar5k_attach_t *attach = NULL((void *)0);
162 u_int8_t mac[IEEE80211_ADDR_LEN6];
163 int i;
164
165 *status = EINVAL22;
166
167 /*
168 * Call the chipset-dependent attach routine by device id
169 */
170 for (i = 0; i < nitems(ar5k_known_products)(sizeof((ar5k_known_products)) / sizeof((ar5k_known_products)
[0]))
; i++) {
171 if (device == ar5k_known_products[i].device &&
172 ar5k_known_products[i].attach != NULL((void *)0))
173 attach = ar5k_known_products[i].attach;
174 }
175
176 if (attach == NULL((void *)0)) {
177 *status = ENXIO6;
178 AR5K_PRINTF("device not supported: 0x%04x\n", device)printf("%s: " "device not supported: 0x%04x\n", __func__, device
)
;
179 return (NULL((void *)0));
180 }
181
182 if ((hal = malloc(sizeof(struct ath_hal),
183 M_DEVBUF2, M_NOWAIT0x0002 | M_ZERO0x0008)) == NULL((void *)0)) {
184 *status = ENOMEM12;
185 AR5K_PRINT("out of memory\n")printf("%s: " "out of memory\n", __func__);
186 return (NULL((void *)0));
187 }
188
189 hal->ah_sc = sc;
190 hal->ah_st = st;
191 hal->ah_sh = sh;
192 hal->ah_device = device;
193 hal->ah_sub_vendor = 0; /* XXX unknown?! */
194
195 /*
196 * HAL information
197 */
198 hal->ah_abi = HAL_ABI_VERSION0x04090901;
199 hal->ah_op_mode = HAL_M_STAIEEE80211_M_STA;
200 hal->ah_radar.r_enabled = AR5K_TUNE_RADAR_ALERTAH_FALSE;
201 hal->ah_txpower.txp_tpc = AR5K_TUNE_TPC_TXPOWERAH_TRUE;
202 hal->ah_imr = 0;
203 hal->ah_atim_window = 0;
204 hal->ah_aifs = AR5K_TUNE_AIFS2;
205 hal->ah_cw_min = AR5K_TUNE_CWMIN15;
206 hal->ah_limit_tx_retries = AR5K_INIT_TX_RETRY10;
207 hal->ah_software_retry = AH_FALSE;
208 hal->ah_ant_diversity = AR5K_TUNE_ANT_DIVERSITYAH_TRUE;
209 hal->ah_pci_express = is_pcie ? AH_TRUE : AH_FALSE;
210
211 switch (device) {
212 case PCI_PRODUCT_ATHEROS_AR24130x001a:
213 case PCI_PRODUCT_ATHEROS_AR54130x001b:
214 case PCI_PRODUCT_ATHEROS_AR54240x001c:
215 /*
216 * Known single chip solutions
217 */
218 hal->ah_single_chip = AH_TRUE;
219 break;
220 default:
221 /*
222 * Multi chip solutions
223 */
224 hal->ah_single_chip = AH_FALSE;
225 break;
226 }
227
228 if ((attach)(device, hal, st, sh, status) == NULL((void *)0))
229 goto failed;
230
231#ifdef AR5K_DEBUG
232 hal->ah_dump_state(hal);
233#endif
234
235 /*
236 * Get card capabilities, values, ...
237 */
238
239 if (ar5k_eeprom_init(hal) != 0) {
240 AR5K_PRINT("unable to init EEPROM\n")printf("%s: " "unable to init EEPROM\n", __func__);
241 goto failed;
242 }
243
244 /* Get misc capabilities */
245 if (hal->ah_get_capabilities(hal) != AH_TRUE) {
246 AR5K_PRINTF("unable to get device capabilities: 0x%04x\n",printf("%s: " "unable to get device capabilities: 0x%04x\n", __func__
, device)
247 device)printf("%s: " "unable to get device capabilities: 0x%04x\n", __func__
, device)
;
248 goto failed;
249 }
250
251 /* Get MAC address */
252 if ((*status = ar5k_eeprom_read_mac(hal, mac)) != 0) {
253 AR5K_PRINTF("unable to read address from EEPROM: 0x%04x\n",printf("%s: " "unable to read address from EEPROM: 0x%04x\n",
__func__, device)
254 device)printf("%s: " "unable to read address from EEPROM: 0x%04x\n",
__func__, device)
;
255 goto failed;
256 }
257
258 hal->ah_set_lladdr(hal, mac);
259
260 /* Get rate tables */
261 if (hal->ah_capabilities.cap_mode & HAL_MODE_11A)
262 ar5k_rt_copy(&hal->ah_rt_11a, &ar5k_rt_11a);
263 if (hal->ah_capabilities.cap_mode & HAL_MODE_11B)
264 ar5k_rt_copy(&hal->ah_rt_11b, &ar5k_rt_11b);
265 if (hal->ah_capabilities.cap_mode & HAL_MODE_11G)
266 ar5k_rt_copy(&hal->ah_rt_11g, &ar5k_rt_11g);
267 if (hal->ah_capabilities.cap_mode & HAL_MODE_XR)
268 ar5k_rt_copy(&hal->ah_rt_xr, &ar5k_rt_xr);
269
270 /* Initialize the gain optimization values */
271 if (hal->ah_radio == AR5K_AR5111) {
272 hal->ah_gain.g_step_idx = ar5111_gain_opt.go_default;
273 hal->ah_gain.g_step =
274 &ar5111_gain_opt.go_step[hal->ah_gain.g_step_idx];
275 hal->ah_gain.g_low = 20;
276 hal->ah_gain.g_high = 35;
277 hal->ah_gain.g_active = 1;
278 } else if (hal->ah_radio == AR5K_AR5112) {
279 hal->ah_gain.g_step_idx = ar5112_gain_opt.go_default;
280 hal->ah_gain.g_step =
281 &ar5112_gain_opt.go_step[hal->ah_gain.g_step_idx];
282 hal->ah_gain.g_low = 20;
283 hal->ah_gain.g_high = 85;
284 hal->ah_gain.g_active = 1;
285 } else {
286 /* XXX not needed for newer chipsets? */
287 }
288
289 *status = HAL_OK0;
290
291 return (hal);
292
293 failed:
294 free(hal, M_DEVBUF2, 0);
295 return (NULL((void *)0));
296}
297
298u_int16_t
299ath_hal_computetxtime(struct ath_hal *hal, const HAL_RATE_TABLE *rates,
300 u_int32_t frame_length, u_int16_t rate_index, HAL_BOOL short_preamble)
301{
302 const HAL_RATE *rate;
303 u_int32_t value;
304
305 AR5K_ASSERT_ENTRY(rate_index, rates->rateCount)do { if (rate_index >= rates->rateCount) return (AH_FALSE
); } while (0)
;
306
307 /*
308 * Get rate by index
309 */
310 rate = &rates->info[rate_index];
311
312 /*
313 * Calculate the transmission time by operation (PHY) mode
314 */
315 switch (rate->phy) {
316 case IEEE80211_T_CCKIEEE80211_T_DS:
317 /*
318 * CCK / DS mode (802.11b)
319 */
320 value = AR5K_CCK_TX_TIME(rate->rateKbps, frame_length,((short_preamble && rate->shortPreamble) ? ((144 +
48) >> 1) : (144 + 48)) + (((frame_length << 3) *
1000) / rate->rateKbps) + 10
321 (short_preamble && rate->shortPreamble))((short_preamble && rate->shortPreamble) ? ((144 +
48) >> 1) : (144 + 48)) + (((frame_length << 3) *
1000) / rate->rateKbps) + 10
;
322 break;
323
324 case IEEE80211_T_OFDM:
325 /*
326 * Orthogonal Frequency Division Multiplexing
327 */
328 if (AR5K_OFDM_NUM_BITS_PER_SYM(rate->rateKbps)((rate->rateKbps * 4) / 1000) == 0)
329 return (0);
330 value = AR5K_OFDM_TX_TIME(rate->rateKbps, frame_length)20 + 16 + (((((22 + (frame_length << 3))) + ((((rate->
rateKbps * 4) / 1000)) - 1)) / (((rate->rateKbps * 4) / 1000
))) * 4)
;
331 break;
332
333 case IEEE80211_T_XR:
334 /*
335 * Orthogonal Frequency Division Multiplexing
336 * Atheros "eXtended Range" (XR)
337 */
338 if (AR5K_XR_NUM_BITS_PER_SYM(rate->rateKbps)((rate->rateKbps * 4) / 1000) == 0)
339 return (0);
340 value = AR5K_XR_TX_TIME(rate->rateKbps, frame_length)(((rate->rateKbps) < 1000) ? 173 : 76) + 16 + (((((22 +
(frame_length << 3))) + ((((rate->rateKbps * 4) / 1000
)) - 1)) / (((rate->rateKbps * 4) / 1000))) * 4)
;
341 break;
342
343 default:
344 return (0);
345 }
346
347 return (value);
348}
349
350HAL_BOOL
351ar5k_check_channel(struct ath_hal *hal, u_int16_t freq, u_int flags)
352{
353 /* Check if the channel is in our supported range */
354 if (flags & IEEE80211_CHAN_2GHZ0x0080) {
355 if ((freq >= hal->ah_capabilities.cap_range.range_2ghz_min) &&
356 (freq <= hal->ah_capabilities.cap_range.range_2ghz_max))
357 return (AH_TRUE);
358 } else if (flags & IEEE80211_CHAN_5GHZ0x0100) {
359 if ((freq >= hal->ah_capabilities.cap_range.range_5ghz_min) &&
360 (freq <= hal->ah_capabilities.cap_range.range_5ghz_max))
361 return (AH_TRUE);
362 }
363
364 return (AH_FALSE);
365}
366
367HAL_BOOL
368ath_hal_init_channels(struct ath_hal *hal, HAL_CHANNEL *channels,
369 u_int max_channels, u_int *channels_size, u_int16_t mode,
370 HAL_BOOL outdoor, HAL_BOOL extended)
371{
372 u_int i, c;
373 u_int32_t domain_current;
374 u_int domain_5ghz, domain_2ghz;
375 HAL_CHANNEL *all_channels;
376
377 if ((all_channels = mallocarray(max_channels, sizeof(HAL_CHANNEL),
378 M_TEMP127, M_NOWAIT0x0002 | M_ZERO0x0008)) == NULL((void *)0))
379 return (AH_FALSE);
380
381 i = c = 0;
Value stored to 'i' is never read
382 domain_current = hal->ah_regdomainah_capabilities.cap_regdomain.reg_current;
383
384 /*
385 * In debugging mode, enable all channels supported by the chipset
386 */
387 if (domain_current == DMN_DEFAULT) {
388 int min, max, freq;
389 u_int flags;
390
391 min = ieee80211_mhz2ieee(IEEE80211_CHANNELS_2GHZ_MIN2412,
392 IEEE80211_CHAN_2GHZ0x0080);
393 max = ieee80211_mhz2ieee(IEEE80211_CHANNELS_2GHZ_MAX2732,
394 IEEE80211_CHAN_2GHZ0x0080);
395 flags = CHANNEL_B(0x0080 | 0x0020) |
396 (hal->ah_version == AR5K_AR5211 ?
397 CHANNEL_PUREG(0x0080 | 0x0040) : CHANNEL_G(0x0080 | 0x0400));
398
399 debugchan:
400 for (i = min; i <= max && c < max_channels; i++) {
401 freq = ieee80211_ieee2mhz(i, flags);
402 if (ar5k_check_channel(hal, freq, flags) == AH_FALSE)
403 continue;
404 all_channels[c].c_channelchannel = freq;
405 all_channels[c++].c_channel_flagschannelFlags = flags;
406 }
407
408 if (flags & IEEE80211_CHAN_2GHZ0x0080) {
409 min = ieee80211_mhz2ieee(IEEE80211_CHANNELS_5GHZ_MIN5005,
410 IEEE80211_CHAN_5GHZ0x0100);
411 max = ieee80211_mhz2ieee(IEEE80211_CHANNELS_5GHZ_MAX6100,
412 IEEE80211_CHAN_5GHZ0x0100);
413 flags = CHANNEL_A(0x0100 | 0x0040) | CHANNEL_XR((0x0100 | 0x0040) | 0x1000);
414 goto debugchan;
415 }
416
417 goto done;
418 }
419
420 domain_5ghz = ieee80211_regdomain2flag(domain_current,
421 IEEE80211_CHANNELS_5GHZ_MIN5005);
422 domain_2ghz = ieee80211_regdomain2flag(domain_current,
423 IEEE80211_CHANNELS_2GHZ_MIN2412);
424
425 /*
426 * Create channel list based on chipset capabilities, regulation domain
427 * and mode. 5GHz...
428 */
429 for (i = 0; (hal->ah_capabilities.cap_range.range_5ghz_max > 0) &&
430 (i < nitems(ar5k_5ghz_channels)(sizeof((ar5k_5ghz_channels)) / sizeof((ar5k_5ghz_channels)[0
]))
) &&
431 (c < max_channels); i++) {
432 /* Check if channel is supported by the chipset */
433 if (ar5k_check_channel(hal,
434 ar5k_5ghz_channels[i].rc_channel,
435 IEEE80211_CHAN_5GHZ0x0100) == AH_FALSE)
436 continue;
437
438 /* Match regulation domain */
439 if ((IEEE80211_DMN(ar5k_5ghz_channels[i].rc_domain)((ar5k_5ghz_channels[i].rc_domain) & ~0xf0000000) &
440 IEEE80211_DMN(domain_5ghz)((domain_5ghz) & ~0xf0000000)) == 0)
441 continue;
442
443 /* Match modes */
444 if (ar5k_5ghz_channels[i].rc_mode & IEEE80211_CHAN_OFDM0x0040)
445 all_channels[c].c_channel_flagschannelFlags = CHANNEL_A(0x0100 | 0x0040);
446 else
447 continue;
448
449 /* Write channel and increment counter */
450 all_channels[c++].channel = ar5k_5ghz_channels[i].rc_channel;
451 }
452
453 /*
454 * ...and 2GHz.
455 */
456 for (i = 0; (hal->ah_capabilities.cap_range.range_2ghz_max > 0) &&
457 (i < nitems(ar5k_2ghz_channels)(sizeof((ar5k_2ghz_channels)) / sizeof((ar5k_2ghz_channels)[0
]))
) &&
458 (c < max_channels); i++) {
459 /* Check if channel is supported by the chipset */
460 if (ar5k_check_channel(hal,
461 ar5k_2ghz_channels[i].rc_channel,
462 IEEE80211_CHAN_2GHZ0x0080) == AH_FALSE)
463 continue;
464
465 /* Match regulation domain */
466 if ((IEEE80211_DMN(ar5k_2ghz_channels[i].rc_domain)((ar5k_2ghz_channels[i].rc_domain) & ~0xf0000000) &
467 IEEE80211_DMN(domain_2ghz)((domain_2ghz) & ~0xf0000000)) == 0)
468 continue;
469
470 /* Match modes */
471 if ((hal->ah_capabilities.cap_mode & HAL_MODE_11B) &&
472 (ar5k_2ghz_channels[i].rc_mode & IEEE80211_CHAN_CCK0x0020))
473 all_channels[c].c_channel_flagschannelFlags = CHANNEL_B(0x0080 | 0x0020);
474
475 if (hal->ah_capabilities.cap_mode & HAL_MODE_11G) {
476 if (ar5k_2ghz_channels[i].rc_mode & IEEE80211_CHAN_CCK0x0020)
477 all_channels[c].c_channel_flagschannelFlags = CHANNEL_B(0x0080 | 0x0020);
478 if (ar5k_2ghz_channels[i].rc_mode & IEEE80211_CHAN_OFDM0x0040)
479 all_channels[c].c_channel_flagschannelFlags |= (CHANNEL_G(0x0080 | 0x0400) | CHANNEL_PUREG(0x0080 | 0x0040));
480 }
481
482 /* Write channel and increment counter */
483 all_channels[c++].channel = ar5k_2ghz_channels[i].rc_channel;
484 }
485
486 done:
487 bcopy(all_channels, channels, sizeof(HAL_CHANNEL) * max_channels);
488 *channels_size = c;
489 free(all_channels, M_TEMP127, 0);
490 return (AH_TRUE);
491}
492
493/*
494 * Common internal functions
495 */
496
497const char *
498ar5k_printver(enum ar5k_srev_type type, u_int32_t val)
499{
500 struct ar5k_srev_name names[] = AR5K_SREV_NAME{ { "5210", AR5K_VERSION_VER, 0x00 }, { "5311", AR5K_VERSION_VER
, 0x10 }, { "5311a", AR5K_VERSION_VER, 0x20 }, { "5311b", AR5K_VERSION_VER
, 0x30 }, { "5211", AR5K_VERSION_VER, 0x40 }, { "5212", AR5K_VERSION_VER
, 0x50 }, { "5213", AR5K_VERSION_VER, 0x55 }, { "5213A", AR5K_VERSION_VER
, 0x59 }, { "2413", AR5K_VERSION_VER, 0x78 }, { "2414", AR5K_VERSION_VER
, 0x79 }, { "2424", AR5K_VERSION_VER, 0xa0 }, { "5424", AR5K_VERSION_VER
, 0xa3 }, { "5413", AR5K_VERSION_VER, 0xa4 }, { "5414", AR5K_VERSION_VER
, 0xa5 }, { "5416", AR5K_VERSION_VER, 0xc0 }, { "5418", AR5K_VERSION_VER
, 0xca }, { "2425", AR5K_VERSION_VER, 0xe2 }, { "xxxx", AR5K_VERSION_VER
, 0xffff }, { "5110", AR5K_VERSION_RAD, 0x00 }, { "5111", AR5K_VERSION_RAD
, 0x10 }, { "2111", AR5K_VERSION_RAD, 0x20 }, { "5112", AR5K_VERSION_RAD
, 0x30 }, { "5112a", AR5K_VERSION_RAD, 0x35 }, { "2112", AR5K_VERSION_RAD
, 0x40 }, { "2112a", AR5K_VERSION_RAD, 0x45 }, { "2413", AR5K_VERSION_RAD
, 0x56 }, { "2414", AR5K_VERSION_RAD, 0x63 }, { "5424", AR5K_VERSION_RAD
, 0xa2 }, { "xxxx", AR5K_VERSION_RAD, 0xffff }, { "2413", AR5K_VERSION_DEV
, 0x001a }, { "5413", AR5K_VERSION_DEV, 0x001b }, { "5424", AR5K_VERSION_DEV
, 0x001c }, { "xxxx", AR5K_VERSION_DEV, 0xffff } }
;
501 const char *name = "xxxx";
502 int i;
503
504 for (i = 0; i < nitems(names)(sizeof((names)) / sizeof((names)[0])); i++) {
505 if (type == AR5K_VERSION_DEV) {
506 if (names[i].sr_type == type &&
507 names[i].sr_val == val) {
508 name = names[i].sr_name;
509 break;
510 }
511 continue;
512 }
513 if (names[i].sr_type != type ||
514 names[i].sr_val == AR5K_SREV_UNKNOWN0xffff)
515 continue;
516 /*
517 * The final iteration has names[i].sr_val == AR5K_SREV_UNKNOWN,
518 * so there is no out-of-bounds access with names[i + 1] below.
519 */
520 if ((val & 0xff) < names[i + 1].sr_val) {
521 name = names[i].sr_name;
522 break;
523 }
524 }
525
526 return (name);
527}
528
529void
530ar5k_radar_alert(struct ath_hal *hal)
531{
532 /*
533 * Limit ~1/s
534 */
535 if (hal->ah_radar.r_last_channel.channel ==
536 hal->ah_current_channel.channel &&
537 tick < (hal->ah_radar.r_last_alert + hz))
538 return;
539
540 hal->ah_radar.r_last_channel.channel =
541 hal->ah_current_channel.channel;
542 hal->ah_radar.r_last_channel.c_channel_flagschannelFlags =
543 hal->ah_current_channel.c_channel_flagschannelFlags;
544 hal->ah_radar.r_last_alert = tick;
545
546 AR5K_PRINTF("Possible radar activity detected at %u MHz (tick %u)\n",printf("%s: " "Possible radar activity detected at %u MHz (tick %u)\n"
, __func__, hal->ah_radar.r_last_alert, hal->ah_current_channel
.channel)
547 hal->ah_radar.r_last_alert, hal->ah_current_channel.channel)printf("%s: " "Possible radar activity detected at %u MHz (tick %u)\n"
, __func__, hal->ah_radar.r_last_alert, hal->ah_current_channel
.channel)
;
548}
549
550u_int16_t
551ar5k_regdomain_from_ieee(ieee80211_regdomain_t ieee)
552{
553 u_int32_t regdomain = (u_int32_t)ieee;
554
555 /*
556 * Use the default regulation domain if the value is empty
557 * or not supported by the net80211 regulation code.
558 */
559 if (ieee80211_regdomain2flag(regdomain,
560 IEEE80211_CHANNELS_5GHZ_MIN5005) == DMN_DEBUG)
561 return ((u_int16_t)AR5K_TUNE_REGDOMAINDMN_FCC2_FCCA);
562
563 /* It is supported, just return the value */
564 return (regdomain);
565}
566
567ieee80211_regdomain_t
568ar5k_regdomain_to_ieee(u_int16_t regdomain)
569{
570 ieee80211_regdomain_t ieee = (ieee80211_regdomain_t)regdomain;
571
572 return (ieee);
573}
574
575u_int16_t
576ar5k_get_regdomain(struct ath_hal *hal)
577{
578 u_int16_t regdomain;
579 ieee80211_regdomain_t ieee_regdomain;
580#ifdef COUNTRYCODE
581 u_int16_t code;
582#endif
583
584 ar5k_eeprom_regulation_domain(hal, AH_FALSE, &ieee_regdomain);
585 hal->ah_capabilities.cap_regdomain.reg_hw = ieee_regdomain;
586
587#ifdef COUNTRYCODE
588 /*
589 * Get the regulation domain by country code. This will ignore
590 * the settings found in the EEPROM.
591 */
592 code = ieee80211_name2countrycode(COUNTRYCODE);
593 ieee_regdomain = ieee80211_countrycode2regdomain(code);
594#endif
595
596 regdomain = ar5k_regdomain_from_ieee(ieee_regdomain);
597 hal->ah_capabilities.cap_regdomain.reg_current = regdomain;
598
599 return (regdomain);
600}
601
602u_int32_t
603ar5k_bitswap(u_int32_t val, u_int bits)
604{
605 if (bits == 8) {
606 val = ((val & 0xF0) >> 4) | ((val & 0x0F) << 4);
607 val = ((val & 0xCC) >> 2) | ((val & 0x33) << 2);
608 val = ((val & 0xAA) >> 1) | ((val & 0x55) << 1);
609
610 return val;
611 } else {
612 u_int32_t retval = 0, bit, i;
613
614 for (i = 0; i < bits; i++) {
615 bit = (val >> i) & 1;
616 retval = (retval << 1) | bit;
617 }
618
619 return retval;
620 }
621}
622
623u_int
624ar5k_htoclock(u_int usec)
625{
626 return (usec * 40);
627}
628
629u_int
630ar5k_clocktoh(u_int clock)
631{
632 return (clock / 40);
633}
634
635void
636ar5k_rt_copy(HAL_RATE_TABLE *dst, const HAL_RATE_TABLE *src)
637{
638 bzero(dst, sizeof(HAL_RATE_TABLE))__builtin_bzero((dst), (sizeof(HAL_RATE_TABLE)));
639 dst->rateCount = src->rateCount;
640 bcopy(src->rateCodeToIndex, dst->rateCodeToIndex,
641 sizeof(dst->rateCodeToIndex));
642 bcopy(src->info, dst->info, sizeof(dst->info));
643}
644
645HAL_BOOL
646ar5k_register_timeout(struct ath_hal *hal, u_int32_t reg, u_int32_t flag,
647 u_int32_t val, HAL_BOOL is_set)
648{
649 int i;
650 u_int32_t data;
651
652 for (i = AR5K_TUNE_REGISTER_TIMEOUT20000; i > 0; i--) {
653 data = AR5K_REG_READ(reg)((hal->ah_st)->read_4((hal->ah_sh), ((reg))));
654 if ((is_set == AH_TRUE) && (data & flag))
655 break;
656 else if ((data & flag) == val)
657 break;
658 AR5K_DELAY(15)(*delay_func)(15);
659 }
660
661 if (i <= 0)
662 return (AH_FALSE);
663
664 return (AH_TRUE);
665}
666
667/*
668 * Common ar5xx EEPROM access functions
669 */
670
671u_int16_t
672ar5k_eeprom_bin2freq(struct ath_hal *hal, u_int16_t bin, u_int mode)
673{
674 u_int16_t val;
675
676 if (bin == AR5K_EEPROM_CHANNEL_DIS0xff)
677 return (bin);
678
679 if (mode == AR5K_EEPROM_MODE_11A0) {
680 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version > AR5K_EEPROM_VERSION_3_20x3002)
681 val = (5 * bin) + 4800;
682 else
683 val = bin > 62 ?
684 (10 * 62) + (5 * (bin - 62)) + 5100 :
685 (bin * 10) + 5100;
686 } else {
687 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version > AR5K_EEPROM_VERSION_3_20x3002)
688 val = bin + 2300;
689 else
690 val = bin + 2400;
691 }
692
693 return (val);
694}
695
696int
697ar5k_eeprom_read_ants(struct ath_hal *hal, u_int32_t *offset, u_int mode)
698{
699 struct ar5k_eeprom_info *ee = &hal->ah_capabilities.cap_eeprom;
700 u_int32_t o = *offset;
701 u_int16_t val;
702 int ret, i = 0;
703
704 AR5K_EEPROM_READ(o++, val){ if ((ret = hal->ah_eeprom_read(hal, (o++), &(val))) !=
0) return (ret); }
;
705 ee->ee_switch_settling[mode] = (val >> 8) & 0x7f;
706 ee->ee_ant_tx_rx[mode] = (val >> 2) & 0x3f;
707 ee->ee_ant_control[mode][i] = (val << 4) & 0x3f;
708
709 AR5K_EEPROM_READ(o++, val){ if ((ret = hal->ah_eeprom_read(hal, (o++), &(val))) !=
0) return (ret); }
;
710 ee->ee_ant_control[mode][i++] |= (val >> 12) & 0xf;
711 ee->ee_ant_control[mode][i++] = (val >> 6) & 0x3f;
712 ee->ee_ant_control[mode][i++] = val & 0x3f;
713
714 AR5K_EEPROM_READ(o++, val){ if ((ret = hal->ah_eeprom_read(hal, (o++), &(val))) !=
0) return (ret); }
;
715 ee->ee_ant_control[mode][i++] = (val >> 10) & 0x3f;
716 ee->ee_ant_control[mode][i++] = (val >> 4) & 0x3f;
717 ee->ee_ant_control[mode][i] = (val << 2) & 0x3f;
718
719 AR5K_EEPROM_READ(o++, val){ if ((ret = hal->ah_eeprom_read(hal, (o++), &(val))) !=
0) return (ret); }
;
720 ee->ee_ant_control[mode][i++] |= (val >> 14) & 0x3;
721 ee->ee_ant_control[mode][i++] = (val >> 8) & 0x3f;
722 ee->ee_ant_control[mode][i++] = (val >> 2) & 0x3f;
723 ee->ee_ant_control[mode][i] = (val << 4) & 0x3f;
724
725 AR5K_EEPROM_READ(o++, val){ if ((ret = hal->ah_eeprom_read(hal, (o++), &(val))) !=
0) return (ret); }
;
726 ee->ee_ant_control[mode][i++] |= (val >> 12) & 0xf;
727 ee->ee_ant_control[mode][i++] = (val >> 6) & 0x3f;
728 ee->ee_ant_control[mode][i++] = val & 0x3f;
729
730 /* Get antenna modes */
731 hal->ah_antenna[mode][0] =
732 (ee->ee_ant_control[mode][0] << 4) | 0x1;
733 hal->ah_antenna[mode][HAL_ANT_FIXED_A] =
734 ee->ee_ant_control[mode][1] |
735 (ee->ee_ant_control[mode][2] << 6) |
736 (ee->ee_ant_control[mode][3] << 12) |
737 (ee->ee_ant_control[mode][4] << 18) |
738 (ee->ee_ant_control[mode][5] << 24);
739 hal->ah_antenna[mode][HAL_ANT_FIXED_B] =
740 ee->ee_ant_control[mode][6] |
741 (ee->ee_ant_control[mode][7] << 6) |
742 (ee->ee_ant_control[mode][8] << 12) |
743 (ee->ee_ant_control[mode][9] << 18) |
744 (ee->ee_ant_control[mode][10] << 24);
745
746 /* return new offset */
747 *offset = o;
748
749 return (0);
750}
751
752int
753ar5k_eeprom_read_modes(struct ath_hal *hal, u_int32_t *offset, u_int mode)
754{
755 struct ar5k_eeprom_info *ee = &hal->ah_capabilities.cap_eeprom;
756 u_int32_t o = *offset;
757 u_int16_t val;
758 int ret;
759
760 AR5K_EEPROM_READ(o++, val){ if ((ret = hal->ah_eeprom_read(hal, (o++), &(val))) !=
0) return (ret); }
;
761 ee->ee_tx_end2xlna_enable[mode] = (val >> 8) & 0xff;
762 ee->ee_thr_62[mode] = val & 0xff;
763
764 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version <= AR5K_EEPROM_VERSION_3_20x3002)
765 ee->ee_thr_62[mode] =
766 mode == AR5K_EEPROM_MODE_11A0 ? 15 : 28;
767
768 AR5K_EEPROM_READ(o++, val){ if ((ret = hal->ah_eeprom_read(hal, (o++), &(val))) !=
0) return (ret); }
;
769 ee->ee_tx_end2xpa_disable[mode] = (val >> 8) & 0xff;
770 ee->ee_tx_frm2xpa_enable[mode] = val & 0xff;
771
772 AR5K_EEPROM_READ(o++, val){ if ((ret = hal->ah_eeprom_read(hal, (o++), &(val))) !=
0) return (ret); }
;
773 ee->ee_pga_desired_size[mode] = (val >> 8) & 0xff;
774
775 if ((val & 0xff) & 0x80)
776 ee->ee_noise_floor_thr[mode] = -((((val & 0xff) ^ 0xff)) + 1);
777 else
778 ee->ee_noise_floor_thr[mode] = val & 0xff;
779
780 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version <= AR5K_EEPROM_VERSION_3_20x3002)
781 ee->ee_noise_floor_thr[mode] =
782 mode == AR5K_EEPROM_MODE_11A0 ? -54 : -1;
783
784 AR5K_EEPROM_READ(o++, val){ if ((ret = hal->ah_eeprom_read(hal, (o++), &(val))) !=
0) return (ret); }
;
785 ee->ee_xlna_gain[mode] = (val >> 5) & 0xff;
786 ee->ee_x_gain[mode] = (val >> 1) & 0xf;
787 ee->ee_xpd[mode] = val & 0x1;
788
789 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version >= AR5K_EEPROM_VERSION_4_00x4000)
790 ee->ee_fixed_bias[mode] = (val >> 13) & 0x1;
791
792 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version >= AR5K_EEPROM_VERSION_3_30x3003) {
793 AR5K_EEPROM_READ(o++, val){ if ((ret = hal->ah_eeprom_read(hal, (o++), &(val))) !=
0) return (ret); }
;
794 ee->ee_false_detect[mode] = (val >> 6) & 0x7f;
795
796 if (mode == AR5K_EEPROM_MODE_11A0)
797 ee->ee_xr_power[mode] = val & 0x3f;
798 else {
799 ee->ee_ob[mode][0] = val & 0x7;
800 ee->ee_db[mode][0] = (val >> 3) & 0x7;
801 }
802 }
803
804 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version < AR5K_EEPROM_VERSION_3_40x3004) {
805 ee->ee_i_gain[mode] = AR5K_EEPROM_I_GAIN10;
806 ee->ee_cck_ofdm_power_delta = AR5K_EEPROM_CCK_OFDM_DELTA15;
807 } else {
808 ee->ee_i_gain[mode] = (val >> 13) & 0x7;
809
810 AR5K_EEPROM_READ(o++, val){ if ((ret = hal->ah_eeprom_read(hal, (o++), &(val))) !=
0) return (ret); }
;
811 ee->ee_i_gain[mode] |= (val << 3) & 0x38;
812
813 if (mode == AR5K_EEPROM_MODE_11G2)
814 ee->ee_cck_ofdm_power_delta = (val >> 3) & 0xff;
815 }
816
817 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version >= AR5K_EEPROM_VERSION_4_00x4000 &&
818 mode == AR5K_EEPROM_MODE_11A0) {
819 ee->ee_i_cal[mode] = (val >> 8) & 0x3f;
820 ee->ee_q_cal[mode] = (val >> 3) & 0x1f;
821 }
822
823 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version >= AR5K_EEPROM_VERSION_4_60x4006 &&
824 mode == AR5K_EEPROM_MODE_11G2)
825 ee->ee_scaled_cck_delta = (val >> 11) & 0x1f;
826
827 /* return new offset */
828 *offset = o;
829
830 return (0);
831}
832
833int
834ar5k_eeprom_init(struct ath_hal *hal)
835{
836 struct ar5k_eeprom_info *ee = &hal->ah_capabilities.cap_eeprom;
837 u_int32_t offset;
838 u_int16_t val;
839 int ret, i;
840 u_int mode;
841
842 /* Initial TX thermal adjustment values */
843 ee->ee_tx_clip = 4;
844 ee->ee_pwd_84 = ee->ee_pwd_90 = 1;
845 ee->ee_gain_select = 1;
846
847 /*
848 * Read values from EEPROM and store them in the capability structure
849 */
850 AR5K_EEPROM_READ_HDR(AR5K_EEPROM_MAGIC, ee_magic){ if ((ret = hal->ah_eeprom_read(hal, (0x003d), &(hal->
ah_capabilities.cap_eeprom.ee_magic))) != 0) return (ret); };
;
851 AR5K_EEPROM_READ_HDR(AR5K_EEPROM_PROTECT, ee_protect){ if ((ret = hal->ah_eeprom_read(hal, (0x003f), &(hal->
ah_capabilities.cap_eeprom.ee_protect))) != 0) return (ret); }
;
;
852 AR5K_EEPROM_READ_HDR(AR5K_EEPROM_REG_DOMAIN, ee_regdomain){ if ((ret = hal->ah_eeprom_read(hal, (0x00bf), &(hal->
ah_capabilities.cap_eeprom.ee_regdomain))) != 0) return (ret)
; };
;
853 AR5K_EEPROM_READ_HDR(AR5K_EEPROM_VERSION, ee_version){ if ((ret = hal->ah_eeprom_read(hal, ((0x00c0 + (1))), &
(hal->ah_capabilities.cap_eeprom.ee_version))) != 0) return
(ret); };
;
854 AR5K_EEPROM_READ_HDR(AR5K_EEPROM_HDR, ee_header){ if ((ret = hal->ah_eeprom_read(hal, ((0x00c0 + (2))), &
(hal->ah_capabilities.cap_eeprom.ee_header))) != 0) return
(ret); };
;
855
856 /* Return if we have an old EEPROM */
857 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version < AR5K_EEPROM_VERSION_3_00x3000)
858 return (0);
859
860#ifdef notyet
861 /*
862 * Validate the checksum of the EEPROM date. There are some
863 * devices with invalid EEPROMs.
864 */
865 for (cksum = 0, offset = 0; offset < AR5K_EEPROM_INFO_MAX(0x400 - 0x00c0); offset++) {
866 AR5K_EEPROM_READ(AR5K_EEPROM_INFO(offset), val){ if ((ret = hal->ah_eeprom_read(hal, ((0x00c0 + (offset))
), &(val))) != 0) return (ret); }
;
867 cksum ^= val;
868 }
869 if (cksum != AR5K_EEPROM_INFO_CKSUM0xffff) {
870 AR5K_PRINTF("Invalid EEPROM checksum 0x%04x\n", cksum)printf("%s: " "Invalid EEPROM checksum 0x%04x\n", __func__, cksum
)
;
871 return (EINVAL22);
872 }
873#endif
874
875 AR5K_EEPROM_READ_HDR(AR5K_EEPROM_ANT_GAIN(hal->ah_ee_version),{ if ((ret = hal->ah_eeprom_read(hal, ((((hal->ah_capabilities
.cap_eeprom.ee_version) >= 0x3003) ? 0x00c3 : 0x00c4)), &
(hal->ah_capabilities.cap_eeprom.ee_ant_gain))) != 0) return
(ret); };
876 ee_ant_gain){ if ((ret = hal->ah_eeprom_read(hal, ((((hal->ah_capabilities
.cap_eeprom.ee_version) >= 0x3003) ? 0x00c3 : 0x00c4)), &
(hal->ah_capabilities.cap_eeprom.ee_ant_gain))) != 0) return
(ret); };
;
877
878 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version >= AR5K_EEPROM_VERSION_4_00x4000) {
879 AR5K_EEPROM_READ_HDR(AR5K_EEPROM_MISC0, ee_misc0){ if ((ret = hal->ah_eeprom_read(hal, (0x00c4), &(hal->
ah_capabilities.cap_eeprom.ee_misc0))) != 0) return (ret); };
;
880 AR5K_EEPROM_READ_HDR(AR5K_EEPROM_MISC1, ee_misc1){ if ((ret = hal->ah_eeprom_read(hal, (0x00c5), &(hal->
ah_capabilities.cap_eeprom.ee_misc1))) != 0) return (ret); };
;
881 }
882
883 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version < AR5K_EEPROM_VERSION_3_30x3003) {
884 AR5K_EEPROM_READ(AR5K_EEPROM_OBDB0_2GHZ, val){ if ((ret = hal->ah_eeprom_read(hal, (0x00ec), &(val)
)) != 0) return (ret); }
;
885 ee->ee_ob[AR5K_EEPROM_MODE_11B1][0] = val & 0x7;
886 ee->ee_db[AR5K_EEPROM_MODE_11B1][0] = (val >> 3) & 0x7;
887
888 AR5K_EEPROM_READ(AR5K_EEPROM_OBDB1_2GHZ, val){ if ((ret = hal->ah_eeprom_read(hal, (0x00ed), &(val)
)) != 0) return (ret); }
;
889 ee->ee_ob[AR5K_EEPROM_MODE_11G2][0] = val & 0x7;
890 ee->ee_db[AR5K_EEPROM_MODE_11G2][0] = (val >> 3) & 0x7;
891 }
892
893 /*
894 * Get conformance test limit values
895 */
896 offset = AR5K_EEPROM_CTL(hal->ah_ee_version)(((hal->ah_capabilities.cap_eeprom.ee_version) >= 0x3003
) ? 0x0128 : 0x00e4)
;
897 ee->ee_ctls = AR5K_EEPROM_N_CTLS(hal->ah_ee_version)(((hal->ah_capabilities.cap_eeprom.ee_version) >= 0x3003
) ? 32 : 16)
;
898
899 for (i = 0; i < ee->ee_ctls - 1; i++) {
900 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
901 ee->ee_ctl[i] = (val >> 8) & 0xff;
902 ee->ee_ctl[i + 1] = val & 0xff;
903 }
904
905 /*
906 * Get values for 802.11a (5GHz)
907 */
908 mode = AR5K_EEPROM_MODE_11A0;
909
910 offset = AR5K_EEPROM_MODES_11A(hal->ah_ee_version)(((hal->ah_capabilities.cap_eeprom.ee_version) >= 0x3003
) ? 0x00d4 : 0x00c5)
;
911
912 if ((ret = ar5k_eeprom_read_ants(hal, &offset, mode)) != 0)
913 return (ret);
914
915 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
916 ee->ee_adc_desired_size[mode] = (int8_t)((val >> 8) & 0xff);
917 ee->ee_ob[mode][3] = (val >> 5) & 0x7;
918 ee->ee_db[mode][3] = (val >> 2) & 0x7;
919 ee->ee_ob[mode][2] = (val << 1) & 0x7;
920
921 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
922 ee->ee_ob[mode][2] |= (val >> 15) & 0x1;
923 ee->ee_db[mode][2] = (val >> 12) & 0x7;
924 ee->ee_ob[mode][1] = (val >> 9) & 0x7;
925 ee->ee_db[mode][1] = (val >> 6) & 0x7;
926 ee->ee_ob[mode][0] = (val >> 3) & 0x7;
927 ee->ee_db[mode][0] = val & 0x7;
928
929 if ((ret = ar5k_eeprom_read_modes(hal, &offset, mode)) != 0)
930 return (ret);
931
932 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version >= AR5K_EEPROM_VERSION_4_10x4001) {
933 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
934 ee->ee_margin_tx_rx[mode] = val & 0x3f;
935 }
936
937 /*
938 * Get values for 802.11b (2.4GHz)
939 */
940 mode = AR5K_EEPROM_MODE_11B1;
941 offset = AR5K_EEPROM_MODES_11B(hal->ah_ee_version)(((hal->ah_capabilities.cap_eeprom.ee_version) >= 0x3003
) ? 0x00f2 : 0x00d0)
;
942
943 if ((ret = ar5k_eeprom_read_ants(hal, &offset, mode)) != 0)
944 return (ret);
945
946 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
947 ee->ee_adc_desired_size[mode] = (int8_t)((val >> 8) & 0xff);
948 ee->ee_ob[mode][1] = (val >> 4) & 0x7;
949 ee->ee_db[mode][1] = val & 0x7;
950
951 if ((ret = ar5k_eeprom_read_modes(hal, &offset, mode)) != 0)
952 return (ret);
953
954 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version >= AR5K_EEPROM_VERSION_4_00x4000) {
955 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
956 ee->ee_cal_pier[mode][0] =
957 ar5k_eeprom_bin2freq(hal, val & 0xff, mode);
958 ee->ee_cal_pier[mode][1] =
959 ar5k_eeprom_bin2freq(hal, (val >> 8) & 0xff, mode);
960
961 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
962 ee->ee_cal_pier[mode][2] =
963 ar5k_eeprom_bin2freq(hal, val & 0xff, mode);
964 }
965
966 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version >= AR5K_EEPROM_VERSION_4_10x4001) {
967 ee->ee_margin_tx_rx[mode] = (val >> 8) & 0x3f;
968 }
969
970 /*
971 * Get values for 802.11g (2.4GHz)
972 */
973 mode = AR5K_EEPROM_MODE_11G2;
974 offset = AR5K_EEPROM_MODES_11G(hal->ah_ee_version)(((hal->ah_capabilities.cap_eeprom.ee_version) >= 0x3003
) ? 0x010d : 0x00da)
;
975
976 if ((ret = ar5k_eeprom_read_ants(hal, &offset, mode)) != 0)
977 return (ret);
978
979 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
980 ee->ee_adc_desired_size[mode] = (int8_t)((val >> 8) & 0xff);
981 ee->ee_ob[mode][1] = (val >> 4) & 0x7;
982 ee->ee_db[mode][1] = val & 0x7;
983
984 if ((ret = ar5k_eeprom_read_modes(hal, &offset, mode)) != 0)
985 return (ret);
986
987 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version >= AR5K_EEPROM_VERSION_4_00x4000) {
988 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
989 ee->ee_cal_pier[mode][0] =
990 ar5k_eeprom_bin2freq(hal, val & 0xff, mode);
991 ee->ee_cal_pier[mode][1] =
992 ar5k_eeprom_bin2freq(hal, (val >> 8) & 0xff, mode);
993
994 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
995 ee->ee_xr_power[mode] = (val >> 7) & 0x3f;
996
997 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
998 ee->ee_cal_pier[mode][2] =
999 ar5k_eeprom_bin2freq(hal, val & 0xff, mode);
1000
1001 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version >= AR5K_EEPROM_VERSION_4_10x4001) {
1002 ee->ee_margin_tx_rx[mode] = (val >> 8) & 0x3f;
1003 }
1004
1005 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
1006 ee->ee_i_cal[mode] = (val >> 8) & 0x3f;
1007 ee->ee_q_cal[mode] = (val >> 3) & 0x1f;
1008
1009 if (hal->ah_ee_versionah_capabilities.cap_eeprom.ee_version >= AR5K_EEPROM_VERSION_4_20x4002) {
1010 AR5K_EEPROM_READ(offset++, val){ if ((ret = hal->ah_eeprom_read(hal, (offset++), &(val
))) != 0) return (ret); }
;
1011 ee->ee_cck_ofdm_gain_delta = val & 0xff;
1012 }
1013 }
1014
1015 /*
1016 * Read 5GHz EEPROM channels
1017 */
1018
1019 return (0);
1020}
1021
1022int
1023ar5k_eeprom_read_mac(struct ath_hal *hal, u_int8_t *mac)
1024{
1025 u_int32_t total, offset;
1026 u_int16_t data;
1027 int octet;
1028 u_int8_t mac_d[IEEE80211_ADDR_LEN6];
1029
1030 bzero(mac, IEEE80211_ADDR_LEN)__builtin_bzero((mac), (6));
1031 bzero(&mac_d, IEEE80211_ADDR_LEN)__builtin_bzero((&mac_d), (6));
1032
1033 if (hal->ah_eeprom_read(hal, 0x20, &data) != 0)
1034 return (EIO5);
1035
1036 for (offset = 0x1f, octet = 0, total = 0;
1037 offset >= 0x1d; offset--) {
1038 if (hal->ah_eeprom_read(hal, offset, &data) != 0)
1039 return (EIO5);
1040
1041 total += data;
1042 mac_d[octet + 1] = data & 0xff;
1043 mac_d[octet] = data >> 8;
1044 octet += 2;
1045 }
1046
1047 bcopy(mac_d, mac, IEEE80211_ADDR_LEN6);
1048
1049 if ((!total) || total == (3 * 0xffff))
1050 return (EINVAL22);
1051
1052 return (0);
1053}
1054
1055HAL_BOOL
1056ar5k_eeprom_regulation_domain(struct ath_hal *hal, HAL_BOOL write,
1057 ieee80211_regdomain_t *regdomain)
1058{
1059 u_int16_t ee_regdomain;
1060
1061 /* Read current value */
1062 if (write != AH_TRUE) {
1063 ee_regdomain = hal->ah_capabilities.cap_eeprom.ee_regdomain;
1064 *regdomain = ar5k_regdomain_to_ieee(ee_regdomain);
1065 return (AH_TRUE);
1066 }
1067
1068 ee_regdomain = ar5k_regdomain_from_ieee(*regdomain);
1069
1070 /* Try to write a new value */
1071 if (hal->ah_capabilities.cap_eeprom.ee_protect &
1072 AR5K_EEPROM_PROTECT_WR_128_1910x0080)
1073 return (AH_FALSE);
1074 if (hal->ah_eeprom_write(hal, AR5K_EEPROM_REG_DOMAIN0x00bf,
1075 ee_regdomain) != 0)
1076 return (AH_FALSE);
1077
1078 hal->ah_capabilities.cap_eeprom.ee_regdomain = ee_regdomain;
1079
1080 return (AH_TRUE);
1081}
1082
1083/*
1084 * PHY/RF access functions
1085 */
1086
1087HAL_BOOL
1088ar5k_channel(struct ath_hal *hal, HAL_CHANNEL *channel)
1089{
1090 HAL_BOOL ret;
1091
1092 /*
1093 * Check bounds supported by the PHY
1094 * (don't care about regulation restrictions at this point)
1095 */
1096 if ((channel->channel < hal->ah_capabilities.cap_range.range_2ghz_min ||
1097 channel->channel > hal->ah_capabilities.cap_range.range_2ghz_max) &&
1098 (channel->channel < hal->ah_capabilities.cap_range.range_5ghz_min ||
1099 channel->channel > hal->ah_capabilities.cap_range.range_5ghz_max)) {
1100 AR5K_PRINTF("channel out of supported range (%u MHz)\n",printf("%s: " "channel out of supported range (%u MHz)\n", __func__
, channel->channel)
1101 channel->channel)printf("%s: " "channel out of supported range (%u MHz)\n", __func__
, channel->channel)
;
1102 return (AH_FALSE);
1103 }
1104
1105 /*
1106 * Set the channel and wait
1107 */
1108 if (hal->ah_radio == AR5K_AR5110)
1109 ret = ar5k_ar5110_channel(hal, channel);
1110 else if (hal->ah_radio == AR5K_AR5111)
1111 ret = ar5k_ar5111_channel(hal, channel);
1112 else
1113 ret = ar5k_ar5112_channel(hal, channel);
1114
1115 if (ret == AH_FALSE)
1116 return (ret);
1117
1118 hal->ah_current_channel.c_channelchannel = channel->c_channelchannel;
1119 hal->ah_current_channel.c_channel_flagschannelFlags = channel->c_channel_flagschannelFlags;
1120
1121 return (AH_TRUE);
1122}
1123
1124u_int32_t
1125ar5k_ar5110_chan2athchan(HAL_CHANNEL *channel)
1126{
1127 u_int32_t athchan;
1128
1129 /*
1130 * Convert IEEE channel/MHz to an internal channel value used
1131 * by the AR5210 chipset. This has not been verified with
1132 * newer chipsets like the AR5212A who have a completely
1133 * different RF/PHY part.
1134 */
1135 athchan = (ar5k_bitswap((ieee80211_mhz2ieee(channel->c_channelchannel,
1136 channel->c_channel_flagschannelFlags) - 24) / 2, 5) << 1) |
1137 (1 << 6) | 0x1;
1138
1139 return (athchan);
1140}
1141
1142HAL_BOOL
1143ar5k_ar5110_channel(struct ath_hal *hal, HAL_CHANNEL *channel)
1144{
1145 u_int32_t data;
1146
1147 /*
1148 * Set the channel and wait
1149 */
1150 data = ar5k_ar5110_chan2athchan(channel);
1151 AR5K_PHY_WRITE(0x27, data)((hal->ah_st)->write_4((hal->ah_sh), ((hal->ah_phy
+ ((0x27) << 2))), ((data))))
;
1152 AR5K_PHY_WRITE(0x30, 0)((hal->ah_st)->write_4((hal->ah_sh), ((hal->ah_phy
+ ((0x30) << 2))), ((0))))
;
1153 AR5K_DELAY(1000)(*delay_func)(1000);
1154
1155 return (AH_TRUE);
1156}
1157
1158HAL_BOOL
1159ar5k_ar5111_chan2athchan(u_int ieee, struct ar5k_athchan_2ghz *athchan)
1160{
1161 int channel;
1162
1163 /* Cast this value to catch negative channel numbers (>= -19) */
1164 channel = (int)ieee;
1165
1166 /*
1167 * Map 2GHz IEEE channel to 5GHz Atheros channel
1168 */
1169 if (channel <= 13) {
1170 athchan->a2_athchan = 115 + channel;
1171 athchan->a2_flags = 0x46;
1172 } else if (channel == 14) {
1173 athchan->a2_athchan = 124;
1174 athchan->a2_flags = 0x44;
1175 } else if (channel >= 15 && channel <= 26) {
1176 athchan->a2_athchan = ((channel - 14) * 4) + 132;
1177 athchan->a2_flags = 0x46;
1178 } else
1179 return (AH_FALSE);
1180
1181 return (AH_TRUE);
1182}
1183
1184HAL_BOOL
1185ar5k_ar5111_channel(struct ath_hal *hal, HAL_CHANNEL *channel)
1186{
1187 u_int ieee_channel, ath_channel;
1188 u_int32_t data0, data1, clock;
1189 struct ar5k_athchan_2ghz ath_channel_2ghz;
1190
1191 /*
1192 * Set the channel on the AR5111 radio
1193 */
1194 data0 = data1 = 0;
1195 ath_channel = ieee_channel = ieee80211_mhz2ieee(channel->c_channelchannel,
1196 channel->c_channel_flagschannelFlags);
1197
1198 if (channel->c_channel_flagschannelFlags & IEEE80211_CHAN_2GHZ0x0080) {
1199 /* Map 2GHz channel to 5GHz Atheros channel ID */
1200 if (ar5k_ar5111_chan2athchan(ieee_channel,
1201 &ath_channel_2ghz) == AH_FALSE)
1202 return (AH_FALSE);
1203
1204 ath_channel = ath_channel_2ghz.a2_athchan;
1205 data0 = ((ar5k_bitswap(ath_channel_2ghz.a2_flags, 8) & 0xff)
1206 << 5) | (1 << 4);
1207 }
1208
1209 if (ath_channel < 145 || !(ath_channel & 1)) {
1210 clock = 1;
1211 data1 = ((ar5k_bitswap(ath_channel - 24, 8) & 0xff) << 2)
1212 | (clock << 1) | (1 << 10) | 1;
1213 } else {
1214 clock = 0;
1215 data1 = ((ar5k_bitswap((ath_channel - 24) / 2, 8) & 0xff) << 2)
1216 | (clock << 1) | (1 << 10) | 1;
1217 }
1218
1219 AR5K_PHY_WRITE(0x27, (data1 & 0xff) | ((data0 & 0xff) << 8))((hal->ah_st)->write_4((hal->ah_sh), ((hal->ah_phy
+ ((0x27) << 2))), (((data1 & 0xff) | ((data0 &
0xff) << 8)))))
;
1220 AR5K_PHY_WRITE(0x34, ((data1 >> 8) & 0xff) | (data0 & 0xff00))((hal->ah_st)->write_4((hal->ah_sh), ((hal->ah_phy
+ ((0x34) << 2))), ((((data1 >> 8) & 0xff) |
(data0 & 0xff00)))))
;
1221
1222 return (AH_TRUE);
1223}
1224
1225HAL_BOOL
1226ar5k_ar5112_channel(struct ath_hal *hal, HAL_CHANNEL *channel)
1227{
1228 u_int32_t data, data0, data1, data2;
1229 u_int16_t c;
1230
1231 data = data0 = data1 = data2 = 0;
1232 c = channel->c_channelchannel + hal->ah_chanoff;
1233
1234 /*
1235 * Set the channel on the AR5112 or newer
1236 */
1237 if (c < 4800) {
1238 if (!((c - 2224) % 5)) {
1239 data0 = ((2 * (c - 704)) - 3040) / 10;
1240 data1 = 1;
1241 } else if (!((c - 2192) % 5)) {
1242 data0 = ((2 * (c - 672)) - 3040) / 10;
1243 data1 = 0;
1244 } else
1245 return (AH_FALSE);
1246
1247 data0 = ar5k_bitswap((data0 << 2) & 0xff, 8);
1248 } else {
1249 if (!(c % 20) && c >= 5120) {
1250 data0 = ar5k_bitswap(((c - 4800) / 20 << 2), 8);
1251 data2 = ar5k_bitswap(3, 2);
1252 } else if (!(c % 10)) {
1253 data0 = ar5k_bitswap(((c - 4800) / 10 << 1), 8);
1254 data2 = ar5k_bitswap(2, 2);
1255 } else if (!(c % 5)) {
1256 data0 = ar5k_bitswap((c - 4800) / 5, 8);
1257 data2 = ar5k_bitswap(1, 2);
1258 } else
1259 return (AH_FALSE);
1260 }
1261
1262 data = (data0 << 4) | (data1 << 1) | (data2 << 2) | 0x1001;
1263
1264 AR5K_PHY_WRITE(0x27, data & 0xff)((hal->ah_st)->write_4((hal->ah_sh), ((hal->ah_phy
+ ((0x27) << 2))), ((data & 0xff))))
;
1265 AR5K_PHY_WRITE(0x36, (data >> 8) & 0x7f)((hal->ah_st)->write_4((hal->ah_sh), ((hal->ah_phy
+ ((0x36) << 2))), (((data >> 8) & 0x7f))))
;
1266
1267 return (AH_TRUE);
1268}
1269
1270u_int
1271ar5k_rfregs_op(u_int32_t *rf, u_int32_t offset, u_int32_t reg, u_int32_t bits,
1272 u_int32_t first, u_int32_t col, HAL_BOOL set)
1273{
1274 u_int32_t mask, entry, last, data, shift, position;
1275 int32_t left;
1276 int i;
1277
1278 if (rf == NULL((void *)0)) {
1279 /* should not happen */
1280 return (0);
1281 }
1282
1283 if (!(col <= 3 && bits <= 32 && first + bits <= 319)) {
1284 AR5K_PRINTF("invalid values at offset %u\n", offset)printf("%s: " "invalid values at offset %u\n", __func__, offset
)
;
1285 return (0);
1286 }
1287
1288 entry = ((first - 1) / 8) + offset;
1289 position = (first - 1) % 8;
1290
1291 if (set == AH_TRUE)
1292 data = ar5k_bitswap(reg, bits);
1293
1294 for (i = shift = 0, left = bits; left > 0; position = 0, entry++, i++) {
1295 last = (position + left > 8) ? 8 : position + left;
1296 mask = (((1 << last) - 1) ^ ((1 << position) - 1)) <<
1297 (col * 8);
1298
1299 if (set == AH_TRUE) {
1300 rf[entry] &= ~mask;
1301 rf[entry] |= ((data << position) << (col * 8)) & mask;
1302 data >>= (8 - position);
1303 } else {
1304 data = (((rf[entry] & mask) >> (col * 8)) >>
1305 position) << shift;
1306 shift += last - position;
1307 }
1308
1309 left -= 8 - position;
1310 }
1311
1312 data = set == AH_TRUE ? 1 : ar5k_bitswap(data, bits);
1313
1314 return (data);
1315}
1316
1317u_int32_t
1318ar5k_rfregs_gainf_corr(struct ath_hal *hal)
1319{
1320 u_int32_t mix, step;
1321 u_int32_t *rf;
1322
1323 if (hal->ah_rf_banks == NULL((void *)0))
1324 return (0);
1325
1326 rf = hal->ah_rf_banks;
1327 hal->ah_gain.g_f_corr = 0;
1328
1329 if (ar5k_rfregs_op(rf, hal->ah_offset[7], 0, 1, 36, 0, AH_FALSE) != 1)
1330 return (0);
1331
1332 step = ar5k_rfregs_op(rf, hal->ah_offset[7], 0, 4, 32, 0, AH_FALSE);
1333 mix = hal->ah_gain.g_step->gos_param[0];
1334
1335 switch (mix) {
1336 case 3:
1337 hal->ah_gain.g_f_corr = step * 2;
1338 break;
1339 case 2:
1340 hal->ah_gain.g_f_corr = (step - 5) * 2;
1341 break;
1342 case 1:
1343 hal->ah_gain.g_f_corr = step;
1344 break;
1345 default:
1346 hal->ah_gain.g_f_corr = 0;
1347 break;
1348 }
1349
1350 return (hal->ah_gain.g_f_corr);
1351}
1352
1353HAL_BOOL
1354ar5k_rfregs_gain_readback(struct ath_hal *hal)
1355{
1356 u_int32_t step, mix, level[4];
1357 u_int32_t *rf;
1358
1359 if (hal->ah_rf_banks == NULL((void *)0))
1360 return (0);
1361
1362 rf = hal->ah_rf_banks;
1363
1364 if (hal->ah_radio == AR5K_AR5111) {
1365 step = ar5k_rfregs_op(rf, hal->ah_offset[7],
1366 0, 6, 37, 0, AH_FALSE);
1367 level[0] = 0;
1368 level[1] = (step == 0x3f) ? 0x32 : step + 4;
1369 level[2] = (step != 0x3f) ? 0x40 : level[0];
1370 level[3] = level[2] + 0x32;
1371
1372 hal->ah_gain.g_high = level[3] -
1373 (step == 0x3f ? AR5K_GAIN_DYN_ADJUST_HI_MARGIN15 : -5);
1374 hal->ah_gain.g_low = level[0] +
1375 (step == 0x3f ? AR5K_GAIN_DYN_ADJUST_LO_MARGIN20 : 0);
1376 } else {
1377 mix = ar5k_rfregs_op(rf, hal->ah_offset[7],
1378 0, 1, 36, 0, AH_FALSE);
1379 level[0] = level[2] = 0;
1380
1381 if (mix == 1) {
1382 level[1] = level[3] = 83;
1383 } else {
1384 level[1] = level[3] = 107;
1385 hal->ah_gain.g_high = 55;
1386 }
1387 }
1388
1389 return ((hal->ah_gain.g_current >= level[0] &&
1390 hal->ah_gain.g_current <= level[1]) ||
1391 (hal->ah_gain.g_current >= level[2] &&
1392 hal->ah_gain.g_current <= level[3]));
1393}
1394
1395int32_t
1396ar5k_rfregs_gain_adjust(struct ath_hal *hal)
1397{
1398 int ret = 0;
1399 const struct ar5k_gain_opt *go;
1400
1401 go = hal->ah_radio == AR5K_AR5111 ?
1402 &ar5111_gain_opt : &ar5112_gain_opt;
1403
1404 hal->ah_gain.g_step = &go->go_step[hal->ah_gain.g_step_idx];
1405
1406 if (hal->ah_gain.g_current >= hal->ah_gain.g_high) {
1407 if (hal->ah_gain.g_step_idx == 0)
1408 return (-1);
1409 for (hal->ah_gain.g_target = hal->ah_gain.g_current;
1410 hal->ah_gain.g_target >= hal->ah_gain.g_high &&
1411 hal->ah_gain.g_step_idx > 0;
1412 hal->ah_gain.g_step =
1413 &go->go_step[hal->ah_gain.g_step_idx]) {
1414 hal->ah_gain.g_target -= 2 *
1415 (go->go_step[--(hal->ah_gain.g_step_idx)].gos_gain -
1416 hal->ah_gain.g_step->gos_gain);
1417 }
1418
1419 ret = 1;
1420 goto done;
1421 }
1422
1423 if (hal->ah_gain.g_current <= hal->ah_gain.g_low) {
1424 if (hal->ah_gain.g_step_idx == (go->go_steps_count - 1))
1425 return (-2);
1426 for (hal->ah_gain.g_target = hal->ah_gain.g_current;
1427 hal->ah_gain.g_target <= hal->ah_gain.g_low &&
1428 hal->ah_gain.g_step_idx < (go->go_steps_count - 1);
1429 hal->ah_gain.g_step =
1430 &go->go_step[hal->ah_gain.g_step_idx]) {
1431 hal->ah_gain.g_target -= 2 *
1432 (go->go_step[++(hal->ah_gain.g_step_idx)].gos_gain -
1433 hal->ah_gain.g_step->gos_gain);
1434 }
1435
1436 ret = 2;
1437 goto done;
1438 }
1439
1440 done:
1441#ifdef AR5K_DEBUG
1442 AR5K_PRINTF("ret %d, gain step %u, current gain %u, target gain %u\n",printf("%s: " "ret %d, gain step %u, current gain %u, target gain %u\n"
, __func__, ret, hal->ah_gain.g_step_idx, hal->ah_gain.
g_current, hal->ah_gain.g_target)
1443 ret,printf("%s: " "ret %d, gain step %u, current gain %u, target gain %u\n"
, __func__, ret, hal->ah_gain.g_step_idx, hal->ah_gain.
g_current, hal->ah_gain.g_target)
1444 hal->ah_gain.g_step_idx,printf("%s: " "ret %d, gain step %u, current gain %u, target gain %u\n"
, __func__, ret, hal->ah_gain.g_step_idx, hal->ah_gain.
g_current, hal->ah_gain.g_target)
1445 hal->ah_gain.g_current,printf("%s: " "ret %d, gain step %u, current gain %u, target gain %u\n"
, __func__, ret, hal->ah_gain.g_step_idx, hal->ah_gain.
g_current, hal->ah_gain.g_target)
1446 hal->ah_gain.g_target)printf("%s: " "ret %d, gain step %u, current gain %u, target gain %u\n"
, __func__, ret, hal->ah_gain.g_step_idx, hal->ah_gain.
g_current, hal->ah_gain.g_target)
;
1447#endif
1448
1449 return (ret);
1450}
1451
1452HAL_BOOL
1453ar5k_rfregs(struct ath_hal *hal, HAL_CHANNEL *channel, u_int mode)
1454{
1455 ar5k_rfgain_t *func = NULL((void *)0);
1456 HAL_BOOL ret;
1457
1458 switch (hal->ah_radio) {
1459 case AR5K_AR5111:
1460 hal->ah_rf_banks_size = sizeof(ar5111_rf);
1461 func = ar5k_ar5111_rfregs;
1462 break;
1463 case AR5K_AR5112:
1464 if (hal->ah_radio_5ghz_revision >= AR5K_SREV_RAD_5112A0x35)
1465 hal->ah_rf_banks_size = sizeof(ar5112a_rf);
1466 else
1467 hal->ah_rf_banks_size = sizeof(ar5112_rf);
1468 func = ar5k_ar5112_rfregs;
1469 break;
1470 case AR5K_AR5413:
1471 hal->ah_rf_banks_size = sizeof(ar5413_rf);
1472 func = ar5k_arxxxx_rfregs;
1473 break;
1474 case AR5K_AR2413:
1475 hal->ah_rf_banks_size = sizeof(ar2413_rf);
1476 func = ar5k_arxxxx_rfregs;
1477 break;
1478 case AR5K_AR2425:
1479 hal->ah_rf_banks_size = sizeof(ar2425_rf);
1480 func = ar5k_arxxxx_rfregs;
1481 break;
1482 default:
1483 return (AH_FALSE);
1484 }
1485
1486 if (hal->ah_rf_banks == NULL((void *)0)) {
1487 /* XXX do extra checks? */
1488 if ((hal->ah_rf_banks = malloc(hal->ah_rf_banks_size,
1489 M_DEVBUF2, M_NOWAIT0x0002 | M_ZERO0x0008)) == NULL((void *)0)) {
1490 AR5K_PRINT("out of memory\n")printf("%s: " "out of memory\n", __func__);
1491 return (AH_FALSE);
1492 }
1493 }
1494
1495 ret = (func)(hal, channel, mode);
1496
1497 if (ret == AH_TRUE)
1498 hal->ah_rf_gain = HAL_RFGAIN_INACTIVE;
1499
1500 return (ret);
1501}
1502
1503HAL_BOOL
1504ar5k_ar5111_rfregs(struct ath_hal *hal, HAL_CHANNEL *channel, u_int mode)
1505{
1506 struct ar5k_eeprom_info *ee = &hal->ah_capabilities.cap_eeprom;
1507 const u_int rf_size = nitems(ar5111_rf)(sizeof((ar5111_rf)) / sizeof((ar5111_rf)[0]));
1508 u_int32_t *rf;
1509 int i, obdb = -1, bank = -1;
1510 u_int32_t ee_mode;
1511
1512 AR5K_ASSERT_ENTRY(mode, AR5K_INI_VAL_MAX)do { if (mode >= 5) return (AH_FALSE); } while (0);
1513
1514 rf = hal->ah_rf_banks;
1515
1516 /* Copy values to modify them */
1517 for (i = 0; i < rf_size; i++) {
1518 if (ar5111_rf[i].rf_bank >=
1519 AR5K_AR5111_INI_RF_MAX_BANKS8) {
1520 AR5K_PRINT("invalid bank\n")printf("%s: " "invalid bank\n", __func__);
1521 return (AH_FALSE);
1522 }
1523
1524 if (bank != ar5111_rf[i].rf_bank) {
1525 bank = ar5111_rf[i].rf_bank;
1526 hal->ah_offset[bank] = i;
1527 }
1528
1529 rf[i] = ar5111_rf[i].rf_value[mode];
1530 }
1531
1532 if (channel->c_channel_flagschannelFlags & IEEE80211_CHAN_2GHZ0x0080) {
1533 if ((channel->c_channel_flagschannelFlags & IEEE80211_CHAN_G(0x0080 | 0x0400)) ==
1534 IEEE80211_CHAN_G(0x0080 | 0x0400))
1535 ee_mode = AR5K_EEPROM_MODE_11G2;
1536 else
1537 ee_mode = AR5K_EEPROM_MODE_11B1;
1538 obdb = 0;
1539
1540 if (!ar5k_rfregs_op(rf, hal->ah_offset[0],
1541 ee->ee_ob[ee_mode][obdb], 3, 119, 0, AH_TRUE))
1542 return (AH_FALSE);
1543
1544 if (!ar5k_rfregs_op(rf, hal->ah_offset[0],
1545 ee->ee_ob[ee_mode][obdb], 3, 122, 0, AH_TRUE))
1546 return (AH_FALSE);
1547
1548 obdb = 1;
1549 } else {
1550 /* For 11a, Turbo and XR */
1551 ee_mode = AR5K_EEPROM_MODE_11A0;
1552 obdb = channel->c_channelchannel >= 5725 ? 3 :
1553 (channel->c_channelchannel >= 5500 ? 2 :
1554 (channel->c_channelchannel >= 5260 ? 1 :
1555 (channel->c_channelchannel > 4000 ? 0 : -1)));
1556
1557 if (!ar5k_rfregs_op(rf, hal->ah_offset[6],
1558 ee->ee_pwd_84, 1, 51, 3, AH_TRUE))
1559 return (AH_FALSE);
1560
1561 if (!ar5k_rfregs_op(rf, hal->ah_offset[6],
1562 ee->ee_pwd_90, 1, 45, 3, AH_TRUE))
1563 return (AH_FALSE);
1564 }
1565
1566 if (!ar5k_rfregs_op(rf, hal->ah_offset[6],
1567 !ee->ee_xpd[ee_mode], 1, 95, 0, AH_TRUE))
1568 return (AH_FALSE);
1569
1570 if (!ar5k_rfregs_op(rf, hal->ah_offset[6],
1571 ee->ee_x_gain[ee_mode], 4, 96, 0, AH_TRUE))
1572 return (AH_FALSE);
1573
1574 if (!ar5k_rfregs_op(rf, hal->ah_offset[6],
1575 obdb >= 0 ? ee->ee_ob[ee_mode][obdb] : 0, 3, 104, 0, AH_TRUE))
1576 return (AH_FALSE);
1577
1578 if (!ar5k_rfregs_op(rf, hal->ah_offset[6],
1579 obdb >= 0 ? ee->ee_db[ee_mode][obdb] : 0, 3, 107, 0, AH_TRUE))
1580 return (AH_FALSE);
1581
1582 if (!ar5k_rfregs_op(rf, hal->ah_offset[7],
1583 ee->ee_i_gain[ee_mode], 6, 29, 0, AH_TRUE))
1584 return (AH_FALSE);
1585
1586 if (!ar5k_rfregs_op(rf, hal->ah_offset[7],
1587 ee->ee_xpd[ee_mode], 1, 4, 0, AH_TRUE))
1588 return (AH_FALSE);
1589
1590 /* Write RF values */
1591 for (i = 0; i < rf_size; i++) {
1592 AR5K_REG_WAIT(i)if (i % 64) (*delay_func)(1);;
1593 AR5K_REG_WRITE(ar5111_rf[i].rf_register, rf[i])((hal->ah_st)->write_4((hal->ah_sh), ((ar5111_rf[i].
rf_register)), ((rf[i]))))
;
1594 }
1595
1596 return (AH_TRUE);
1597}
1598
1599HAL_BOOL
1600ar5k_ar5112_rfregs(struct ath_hal *hal, HAL_CHANNEL *channel, u_int mode)
1601{
1602 struct ar5k_eeprom_info *ee = &hal->ah_capabilities.cap_eeprom;
1603 u_int rf_size;
1604 u_int32_t *rf;
1605 int i, obdb = -1, bank = -1;
1606 u_int32_t ee_mode;
1607 const struct ar5k_ini_rf *rf_ini;
1608
1609 AR5K_ASSERT_ENTRY(mode, AR5K_INI_VAL_MAX)do { if (mode >= 5) return (AH_FALSE); } while (0);
1610
1611 rf = hal->ah_rf_banks;
1612
1613 if (hal->ah_radio_5ghz_revision >= AR5K_SREV_RAD_5112A0x35) {
1614 rf_ini = ar5112a_rf;
1615 rf_size = nitems(ar5112a_rf)(sizeof((ar5112a_rf)) / sizeof((ar5112a_rf)[0]));
1616 } else {
1617 rf_ini = ar5112_rf;
1618 rf_size = nitems(ar5112_rf)(sizeof((ar5112_rf)) / sizeof((ar5112_rf)[0]));
1619 }
1620
1621 /* Copy values to modify them */
1622 for (i = 0; i < rf_size; i++) {
1623 if (rf_ini[i].rf_bank >=
1624 AR5K_AR5112_INI_RF_MAX_BANKS8) {
1625 AR5K_PRINT("invalid bank\n")printf("%s: " "invalid bank\n", __func__);
1626 return (AH_FALSE);
1627 }
1628
1629 if (bank != rf_ini[i].rf_bank) {
1630 bank = rf_ini[i].rf_bank;
1631 hal->ah_offset[bank] = i;
1632 }
1633
1634 rf[i] = rf_ini[i].rf_value[mode];
1635 }
1636
1637 if (channel->c_channel_flagschannelFlags & IEEE80211_CHAN_2GHZ0x0080) {
1638 if ((channel->c_channel_flagschannelFlags & IEEE80211_CHAN_G(0x0080 | 0x0400)) ==
1639 IEEE80211_CHAN_G(0x0080 | 0x0400))
1640 ee_mode = AR5K_EEPROM_MODE_11G2;
1641 else
1642 ee_mode = AR5K_EEPROM_MODE_11B1;
1643 obdb = 0;
1644
1645 if (!ar5k_rfregs_op(rf, hal->ah_offset[6],
1646 ee->ee_ob[ee_mode][obdb], 3, 287, 0, AH_TRUE))
1647 return (AH_FALSE);
1648
1649 if (!ar5k_rfregs_op(rf, hal->ah_offset[6],
1650 ee->ee_ob[ee_mode][obdb], 3, 290, 0, AH_TRUE))
1651 return (AH_FALSE);
1652 } else {
1653 /* For 11a, Turbo and XR */
1654 ee_mode = AR5K_EEPROM_MODE_11A0;
1655 obdb = channel->c_channelchannel >= 5725 ? 3 :
1656 (channel->c_channelchannel >= 5500 ? 2 :
1657 (channel->c_channelchannel >= 5260 ? 1 :
1658 (channel->c_channelchannel > 4000 ? 0 : -1)));
1659
1660 /* bogus channel: bad beacon? */
1661 if (obdb < 0)
1662 return (AH_FALSE);
1663
1664 if (!ar5k_rfregs_op(rf, hal->ah_offset[6],
1665 ee->ee_ob[ee_mode][obdb], 3, 279, 0, AH_TRUE))
1666 return (AH_FALSE);
1667
1668 if (!ar5k_rfregs_op(rf, hal->ah_offset[6],
1669 ee->ee_ob[ee_mode][obdb], 3, 282, 0, AH_TRUE))
1670 return (AH_FALSE);
1671 }
1672
1673#ifdef notyet
1674 ar5k_rfregs_op(rf, hal->ah_offset[6],
1675 ee->ee_x_gain[ee_mode], 2, 270, 0, AH_TRUE);
1676 ar5k_rfregs_op(rf, hal->ah_offset[6],
1677 ee->ee_x_gain[ee_mode], 2, 257, 0, AH_TRUE);
1678#endif
1679
1680 if (!ar5k_rfregs_op(rf, hal->ah_offset[6],
1681 ee->ee_xpd[ee_mode], 1, 302, 0, AH_TRUE))
1682 return (AH_FALSE);
1683
1684 if (!ar5k_rfregs_op(rf, hal->ah_offset[7],
1685 ee->ee_i_gain[ee_mode], 6, 14, 0, AH_TRUE))
1686 return (AH_FALSE);
1687
1688 /* Write RF values */
1689 for (i = 0; i < rf_size; i++)
1690 AR5K_REG_WRITE(rf_ini[i].rf_register, rf[i])((hal->ah_st)->write_4((hal->ah_sh), ((rf_ini[i].rf_register
)), ((rf[i]))))
;
1691
1692 return (AH_TRUE);
1693}
1694
1695HAL_BOOL
1696ar5k_arxxxx_rfregs(struct ath_hal *hal, HAL_CHANNEL *channel, u_int mode)
1697{
1698 const struct ar5k_ini_rf *rf_ini;
1699 u_int rf_size;
1700 u_int32_t *rf;
1701 int i, bank = -1;
1702
1703 AR5K_ASSERT_ENTRY(mode, AR5K_INI_VAL_MAX)do { if (mode >= 5) return (AH_FALSE); } while (0);
1704
1705 rf = hal->ah_rf_banks;
1706
1707 switch (hal->ah_radio) {
1708 case AR5K_AR5413:
1709 rf_ini = ar5413_rf;
1710 rf_size = nitems(ar5413_rf)(sizeof((ar5413_rf)) / sizeof((ar5413_rf)[0]));
1711 break;
1712 case AR5K_AR2413:
1713 rf_ini = ar2413_rf;
1714 rf_size = nitems(ar2413_rf)(sizeof((ar2413_rf)) / sizeof((ar2413_rf)[0]));
1715 break;
1716 case AR5K_AR2425:
1717 if (mode == AR5K_INI_VAL_11B2)
1718 mode = AR5K_INI_VAL_11G3;
1719 rf_ini = ar2425_rf;
1720 rf_size = nitems(ar2425_rf)(sizeof((ar2425_rf)) / sizeof((ar2425_rf)[0]));
1721 break;
1722 default:
1723 return (AH_FALSE);
1724 }
1725
1726 /* Copy values to modify them */
1727 for (i = 0; i < rf_size; i++) {
1728 if (rf_ini[i].rf_bank >= AR5K_MAX_RF_BANKS8) {
1729 AR5K_PRINT("invalid bank\n")printf("%s: " "invalid bank\n", __func__);
1730 return (AH_FALSE);
1731 }
1732
1733 if (bank != rf_ini[i].rf_bank) {
1734 bank = rf_ini[i].rf_bank;
1735 hal->ah_offset[bank] = i;
1736 }
1737
1738 rf[i] = rf_ini[i].rf_value[mode];
1739 }
1740
1741 /* Write RF values */
1742 for (i = 0; i < rf_size; i++)
1743 AR5K_REG_WRITE(rf_ini[i].rf_register, rf[i])((hal->ah_st)->write_4((hal->ah_sh), ((rf_ini[i].rf_register
)), ((rf[i]))))
;
1744
1745 return (AH_TRUE);
1746}
1747
1748HAL_BOOL
1749ar5k_rfgain(struct ath_hal *hal, u_int freq)
1750{
1751 const struct ar5k_ini_rfgain *rfg;
1752 size_t rfg_size;
1753 int i;
1754
1755 switch (hal->ah_radio) {
1756 case AR5K_AR5111:
1757 rfg = ar5111_rfg;
1758 rfg_size = nitems(ar5111_rfg)(sizeof((ar5111_rfg)) / sizeof((ar5111_rfg)[0]));
1759 break;
1760 case AR5K_AR5112:
1761 rfg = ar5112_rfg;
1762 rfg_size = nitems(ar5112_rfg)(sizeof((ar5112_rfg)) / sizeof((ar5112_rfg)[0]));
1763 break;
1764 case AR5K_AR5413:
1765 rfg = ar5413_rfg;
1766 rfg_size = nitems(ar5413_rfg)(sizeof((ar5413_rfg)) / sizeof((ar5413_rfg)[0]));
1767 break;
1768 case AR5K_AR2413:
1769 case AR5K_AR2425:
1770 if (freq == AR5K_INI_RFGAIN_5GHZ0)
1771 return (AH_FALSE);
1772 rfg = ar2413_rfg;
1773 rfg_size = nitems(ar2413_rfg)(sizeof((ar2413_rfg)) / sizeof((ar2413_rfg)[0]));
1774 break;
1775 default:
1776 return (AH_FALSE);
1777 }
1778
1779 switch (freq) {
1780 case AR5K_INI_RFGAIN_2GHZ1:
1781 case AR5K_INI_RFGAIN_5GHZ0:
1782 break;
1783 default:
1784 return (AH_FALSE);
1785 }
1786
1787 for (i = 0; i < rfg_size; i++) {
1788 AR5K_REG_WAIT(i)if (i % 64) (*delay_func)(1);;
1789 AR5K_REG_WRITE((u_int32_t)rfg[i].rfg_register,((hal->ah_st)->write_4((hal->ah_sh), (((u_int32_t)rfg
[i].rfg_register)), ((rfg[i].rfg_value[freq]))))
1790 rfg[i].rfg_value[freq])((hal->ah_st)->write_4((hal->ah_sh), (((u_int32_t)rfg
[i].rfg_register)), ((rfg[i].rfg_value[freq]))))
;
1791 }
1792
1793 return (AH_TRUE);
1794}
1795
1796/*
1797 * Common TX power setup
1798 */
1799void
1800ar5k_txpower_table(struct ath_hal *hal, HAL_CHANNEL *channel, int16_t max_power)
1801{
1802 u_int16_t txpower, *rates;
1803 int i, min, max, n;
1804
1805 rates = hal->ah_txpower.txp_rates;
1806
1807 txpower = AR5K_TUNE_DEFAULT_TXPOWER30 * 2;
1808 if (max_power > txpower) {
1809 txpower = max_power > AR5K_TUNE_MAX_TXPOWER60 ?
1810 AR5K_TUNE_MAX_TXPOWER60 : max_power;
1811 }
1812
1813 for (i = 0; i < AR5K_MAX_RATES32; i++)
1814 rates[i] = txpower;
1815
1816 /* XXX setup target powers by rate */
1817
1818 hal->ah_txpower.txp_min = rates[7];
1819 hal->ah_txpower.txp_max = rates[0];
1820 hal->ah_txpower.txp_ofdm = rates[0];
1821
1822 /* Calculate the power table */
1823 n = nitems(hal->ah_txpower.txp_pcdac)(sizeof((hal->ah_txpower.txp_pcdac)) / sizeof((hal->ah_txpower
.txp_pcdac)[0]))
;
1824 min = AR5K_EEPROM_PCDAC_START1;
1825 max = AR5K_EEPROM_PCDAC_STOP63;
1826 for (i = 0; i < n; i += AR5K_EEPROM_PCDAC_STEP1)
1827 hal->ah_txpower.txp_pcdac[i] =
1828#ifdef notyet
1829 min + ((i * (max - min)) / n);
1830#else
1831 min;
1832#endif
1833}
1834
1835void
1836ar5k_write_ini(struct ath_hal *hal, const struct ar5k_ini *ini,
1837 size_t n, HAL_BOOL change_channel)
1838{
1839 u_int i;
1840
1841 for (i = 0; i < n; i++) {
1842 if (change_channel == AH_TRUE &&
1843 ini[i].ini_register >= AR5K_PCU_MIN0x8000 &&
1844 ini[i].ini_register <= AR5K_PCU_MAX0x8fff)
1845 continue;
1846 switch (ini[i].ini_mode) {
1847 case AR5K_INI_READ:
1848 /* cleared on read */
1849 AR5K_REG_READ((u_int32_t)ini[i].ini_register)((hal->ah_st)->read_4((hal->ah_sh), (((u_int32_t)ini
[i].ini_register))))
;
1850 break;
1851 case AR5K_INI_WRITE:
1852 AR5K_REG_WAIT(i)if (i % 64) (*delay_func)(1);;
1853 AR5K_REG_WRITE((u_int32_t)ini[i].ini_register,((hal->ah_st)->write_4((hal->ah_sh), (((u_int32_t)ini
[i].ini_register)), ((ini[i].ini_value))))
1854 ini[i].ini_value)((hal->ah_st)->write_4((hal->ah_sh), (((u_int32_t)ini
[i].ini_register)), ((ini[i].ini_value))))
;
1855 break;
1856 }
1857 }
1858}
1859
1860void
1861ar5k_write_mode(struct ath_hal *hal, const struct ar5k_mode *ini,
1862 size_t n, u_int mode)
1863{
1864 u_int i;
1865
1866 for (i = 0; i < n; i++) {
1867 AR5K_REG_WAIT(i)if (i % 64) (*delay_func)(1);;
1868 AR5K_REG_WRITE((u_int32_t)ini[i].mode_register,((hal->ah_st)->write_4((hal->ah_sh), (((u_int32_t)ini
[i].mode_register)), ((ini[i].mode_value[mode]))))
1869 ini[i].mode_value[mode])((hal->ah_st)->write_4((hal->ah_sh), (((u_int32_t)ini
[i].mode_register)), ((ini[i].mode_value[mode]))))
;
1870 }
1871}