Bug Summary

File:dev/pci/drm/amd/display/dc/dcn10/dcn10_link_encoder.c
Warning:line 1325, column 3
Value stored to 'value0' is never read

Annotated Source Code

Press '?' to see keyboard shortcuts

clang -cc1 -cc1 -triple amd64-unknown-openbsd7.4 -analyze -disable-free -clear-ast-before-backend -disable-llvm-verifier -discard-value-names -main-file-name dcn10_link_encoder.c -analyzer-checker=core -analyzer-checker=apiModeling -analyzer-checker=unix -analyzer-checker=deadcode -analyzer-checker=security.insecureAPI.UncheckedReturn -analyzer-checker=security.insecureAPI.getpw -analyzer-checker=security.insecureAPI.gets -analyzer-checker=security.insecureAPI.mktemp -analyzer-checker=security.insecureAPI.mkstemp -analyzer-checker=security.insecureAPI.vfork -analyzer-checker=nullability.NullPassedToNonnull -analyzer-checker=nullability.NullReturnedFromNonnull -analyzer-output plist -w -setup-static-analyzer -mrelocation-model static -mframe-pointer=all -relaxed-aliasing -ffp-contract=on -fno-rounding-math -mconstructor-aliases -ffreestanding -mcmodel=kernel -target-cpu x86-64 -target-feature +retpoline-indirect-calls -target-feature +retpoline-indirect-branches -target-feature -sse2 -target-feature -sse -target-feature -3dnow -target-feature -mmx -target-feature +save-args -target-feature +retpoline-external-thunk -disable-red-zone -no-implicit-float -tune-cpu generic -debugger-tuning=gdb -fcoverage-compilation-dir=/usr/src/sys/arch/amd64/compile/GENERIC.MP/obj -nostdsysteminc -nobuiltininc -resource-dir /usr/local/llvm16/lib/clang/16 -I /usr/src/sys -I /usr/src/sys/arch/amd64/compile/GENERIC.MP/obj -I /usr/src/sys/arch -I /usr/src/sys/dev/pci/drm/include -I /usr/src/sys/dev/pci/drm/include/uapi -I /usr/src/sys/dev/pci/drm/amd/include/asic_reg -I /usr/src/sys/dev/pci/drm/amd/include -I /usr/src/sys/dev/pci/drm/amd/amdgpu -I /usr/src/sys/dev/pci/drm/amd/display -I /usr/src/sys/dev/pci/drm/amd/display/include -I /usr/src/sys/dev/pci/drm/amd/display/dc -I /usr/src/sys/dev/pci/drm/amd/display/amdgpu_dm -I /usr/src/sys/dev/pci/drm/amd/pm/inc -I /usr/src/sys/dev/pci/drm/amd/pm/legacy-dpm -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu/inc -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu/smu11 -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu/smu12 -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu/smu13 -I /usr/src/sys/dev/pci/drm/amd/pm/powerplay/inc -I /usr/src/sys/dev/pci/drm/amd/pm/powerplay/hwmgr -I /usr/src/sys/dev/pci/drm/amd/pm/powerplay/smumgr -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu/inc -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu/inc/pmfw_if -I /usr/src/sys/dev/pci/drm/amd/display/dc/inc -I /usr/src/sys/dev/pci/drm/amd/display/dc/inc/hw -I /usr/src/sys/dev/pci/drm/amd/display/dc/clk_mgr -I /usr/src/sys/dev/pci/drm/amd/display/modules/inc -I /usr/src/sys/dev/pci/drm/amd/display/modules/hdcp -I /usr/src/sys/dev/pci/drm/amd/display/dmub/inc -I /usr/src/sys/dev/pci/drm/i915 -D DDB -D DIAGNOSTIC -D KTRACE -D ACCOUNTING -D KMEMSTATS -D PTRACE -D POOL_DEBUG -D CRYPTO -D SYSVMSG -D SYSVSEM -D SYSVSHM -D UVM_SWAP_ENCRYPT -D FFS -D FFS2 -D FFS_SOFTUPDATES -D UFS_DIRHASH -D QUOTA -D EXT2FS -D MFS -D NFSCLIENT -D NFSSERVER -D CD9660 -D UDF -D MSDOSFS -D FIFO -D FUSE -D SOCKET_SPLICE -D TCP_ECN -D TCP_SIGNATURE -D INET6 -D IPSEC -D PPP_BSDCOMP -D PPP_DEFLATE -D PIPEX -D MROUTING -D MPLS -D BOOT_CONFIG -D USER_PCICONF -D APERTURE -D MTRR -D NTFS -D SUSPEND -D HIBERNATE -D PCIVERBOSE -D USBVERBOSE -D WSDISPLAY_COMPAT_USL -D WSDISPLAY_COMPAT_RAWKBD -D WSDISPLAY_DEFAULTSCREENS=6 -D X86EMU -D ONEWIREVERBOSE -D MULTIPROCESSOR -D MAXUSERS=80 -D _KERNEL -O2 -Wno-pointer-sign -Wno-address-of-packed-member -Wno-constant-conversion -Wno-unused-but-set-variable -Wno-gnu-folding-constant -fdebug-compilation-dir=/usr/src/sys/arch/amd64/compile/GENERIC.MP/obj -ferror-limit 19 -fwrapv -D_RET_PROTECTOR -ret-protector -fcf-protection=branch -fgnuc-version=4.2.1 -vectorize-loops -vectorize-slp -fno-builtin-malloc -fno-builtin-calloc -fno-builtin-realloc -fno-builtin-valloc -fno-builtin-free -fno-builtin-strdup -fno-builtin-strndup -analyzer-output=html -faddrsig -o /home/ben/Projects/scan/2024-01-11-110808-61670-1 -x c /usr/src/sys/dev/pci/drm/amd/display/dc/dcn10/dcn10_link_encoder.c
1/*
2 * Copyright 2012-15 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Authors: AMD
23 *
24 */
25
26#include "reg_helper.h"
27
28#include "core_types.h"
29#include "link_encoder.h"
30#include "dcn10_link_encoder.h"
31#include "stream_encoder.h"
32#include "i2caux_interface.h"
33#include "dc_bios_types.h"
34
35#include "gpio_service_interface.h"
36
37#define CTXenc10->base.ctx \
38 enc10->base.ctx
39#define DC_LOGGERenc10->base.ctx->logger \
40 enc10->base.ctx->logger
41
42#define REG(reg)(enc10->link_regs->reg)\
43 (enc10->link_regs->reg)
44
45#undef FN
46#define FN(reg_name, field_name)enc10->link_shift->field_name, enc10->link_mask->
field_name \
47 enc10->link_shift->field_name, enc10->link_mask->field_name
48
49
50/*
51 * @brief
52 * Trigger Source Select
53 * ASIC-dependent, actual values for register programming
54 */
55#define DCN10_DIG_FE_SOURCE_SELECT_INVALID0x0 0x0
56#define DCN10_DIG_FE_SOURCE_SELECT_DIGA0x1 0x1
57#define DCN10_DIG_FE_SOURCE_SELECT_DIGB0x2 0x2
58#define DCN10_DIG_FE_SOURCE_SELECT_DIGC0x4 0x4
59#define DCN10_DIG_FE_SOURCE_SELECT_DIGD0x08 0x08
60#define DCN10_DIG_FE_SOURCE_SELECT_DIGE0x10 0x10
61#define DCN10_DIG_FE_SOURCE_SELECT_DIGF0x20 0x20
62#define DCN10_DIG_FE_SOURCE_SELECT_DIGG0x40 0x40
63
64enum {
65 DP_MST_UPDATE_MAX_RETRY = 50
66};
67
68static const struct link_encoder_funcs dcn10_lnk_enc_funcs = {
69 .validate_output_with_stream =
70 dcn10_link_encoder_validate_output_with_stream,
71 .hw_init = dcn10_link_encoder_hw_init,
72 .setup = dcn10_link_encoder_setup,
73 .enable_tmds_output = dcn10_link_encoder_enable_tmds_output,
74 .enable_dp_output = dcn10_link_encoder_enable_dp_output,
75 .enable_dp_mst_output = dcn10_link_encoder_enable_dp_mst_output,
76 .disable_output = dcn10_link_encoder_disable_output,
77 .dp_set_lane_settings = dcn10_link_encoder_dp_set_lane_settings,
78 .dp_set_phy_pattern = dcn10_link_encoder_dp_set_phy_pattern,
79 .update_mst_stream_allocation_table =
80 dcn10_link_encoder_update_mst_stream_allocation_table,
81 .psr_program_dp_dphy_fast_training =
82 dcn10_psr_program_dp_dphy_fast_training,
83 .psr_program_secondary_packet = dcn10_psr_program_secondary_packet,
84 .connect_dig_be_to_fe = dcn10_link_encoder_connect_dig_be_to_fe,
85 .enable_hpd = dcn10_link_encoder_enable_hpd,
86 .disable_hpd = dcn10_link_encoder_disable_hpd,
87 .is_dig_enabled = dcn10_is_dig_enabled,
88 .get_dig_frontend = dcn10_get_dig_frontend,
89 .get_dig_mode = dcn10_get_dig_mode,
90 .destroy = dcn10_link_encoder_destroy,
91 .get_max_link_cap = dcn10_link_encoder_get_max_link_cap,
92};
93
94static enum bp_result link_transmitter_control(
95 struct dcn10_link_encoder *enc10,
96 struct bp_transmitter_control *cntl)
97{
98 enum bp_result result;
99 struct dc_bios *bp = enc10->base.ctx->dc_bios;
100
101 result = bp->funcs->transmitter_control(bp, cntl);
102
103 return result;
104}
105
106static void enable_phy_bypass_mode(
107 struct dcn10_link_encoder *enc10,
108 bool_Bool enable)
109{
110 /* This register resides in DP back end block;
111 * transmitter is used for the offset
112 */
113 REG_UPDATE(DP_DPHY_CNTL, DPHY_BYPASS, enable)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_CNTL), 1, enc10->link_shift->DPHY_BYPASS, enc10
->link_mask->DPHY_BYPASS, enable);
114
115}
116
117static void disable_prbs_symbols(
118 struct dcn10_link_encoder *enc10,
119 bool_Bool disable)
120{
121 /* This register resides in DP back end block;
122 * transmitter is used for the offset
123 */
124 REG_UPDATE_4(DP_DPHY_CNTL,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_CNTL), 4, enc10->link_shift->DPHY_ATEST_SEL_LANE0
, enc10->link_mask->DPHY_ATEST_SEL_LANE0, disable, enc10
->link_shift->DPHY_ATEST_SEL_LANE1, enc10->link_mask
->DPHY_ATEST_SEL_LANE1, disable, enc10->link_shift->
DPHY_ATEST_SEL_LANE2, enc10->link_mask->DPHY_ATEST_SEL_LANE2
, disable, enc10->link_shift->DPHY_ATEST_SEL_LANE3, enc10
->link_mask->DPHY_ATEST_SEL_LANE3, disable)
125 DPHY_ATEST_SEL_LANE0, disable,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_CNTL), 4, enc10->link_shift->DPHY_ATEST_SEL_LANE0
, enc10->link_mask->DPHY_ATEST_SEL_LANE0, disable, enc10
->link_shift->DPHY_ATEST_SEL_LANE1, enc10->link_mask
->DPHY_ATEST_SEL_LANE1, disable, enc10->link_shift->
DPHY_ATEST_SEL_LANE2, enc10->link_mask->DPHY_ATEST_SEL_LANE2
, disable, enc10->link_shift->DPHY_ATEST_SEL_LANE3, enc10
->link_mask->DPHY_ATEST_SEL_LANE3, disable)
126 DPHY_ATEST_SEL_LANE1, disable,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_CNTL), 4, enc10->link_shift->DPHY_ATEST_SEL_LANE0
, enc10->link_mask->DPHY_ATEST_SEL_LANE0, disable, enc10
->link_shift->DPHY_ATEST_SEL_LANE1, enc10->link_mask
->DPHY_ATEST_SEL_LANE1, disable, enc10->link_shift->
DPHY_ATEST_SEL_LANE2, enc10->link_mask->DPHY_ATEST_SEL_LANE2
, disable, enc10->link_shift->DPHY_ATEST_SEL_LANE3, enc10
->link_mask->DPHY_ATEST_SEL_LANE3, disable)
127 DPHY_ATEST_SEL_LANE2, disable,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_CNTL), 4, enc10->link_shift->DPHY_ATEST_SEL_LANE0
, enc10->link_mask->DPHY_ATEST_SEL_LANE0, disable, enc10
->link_shift->DPHY_ATEST_SEL_LANE1, enc10->link_mask
->DPHY_ATEST_SEL_LANE1, disable, enc10->link_shift->
DPHY_ATEST_SEL_LANE2, enc10->link_mask->DPHY_ATEST_SEL_LANE2
, disable, enc10->link_shift->DPHY_ATEST_SEL_LANE3, enc10
->link_mask->DPHY_ATEST_SEL_LANE3, disable)
128 DPHY_ATEST_SEL_LANE3, disable)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_CNTL), 4, enc10->link_shift->DPHY_ATEST_SEL_LANE0
, enc10->link_mask->DPHY_ATEST_SEL_LANE0, disable, enc10
->link_shift->DPHY_ATEST_SEL_LANE1, enc10->link_mask
->DPHY_ATEST_SEL_LANE1, disable, enc10->link_shift->
DPHY_ATEST_SEL_LANE2, enc10->link_mask->DPHY_ATEST_SEL_LANE2
, disable, enc10->link_shift->DPHY_ATEST_SEL_LANE3, enc10
->link_mask->DPHY_ATEST_SEL_LANE3, disable);
129}
130
131static void disable_prbs_mode(
132 struct dcn10_link_encoder *enc10)
133{
134 REG_UPDATE(DP_DPHY_PRBS_CNTL, DPHY_PRBS_EN, 0)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_PRBS_CNTL), 1, enc10->link_shift->DPHY_PRBS_EN
, enc10->link_mask->DPHY_PRBS_EN, 0);
135}
136
137static void program_pattern_symbols(
138 struct dcn10_link_encoder *enc10,
139 uint16_t pattern_symbols[8])
140{
141 /* This register resides in DP back end block;
142 * transmitter is used for the offset
143 */
144 REG_SET_3(DP_DPHY_SYM0, 0,generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_SYM0), 0, 3, enc10->link_shift->DPHY_SYM1, enc10
->link_mask->DPHY_SYM1, pattern_symbols[0], enc10->link_shift
->DPHY_SYM2, enc10->link_mask->DPHY_SYM2, pattern_symbols
[1], enc10->link_shift->DPHY_SYM3, enc10->link_mask->
DPHY_SYM3, pattern_symbols[2])
145 DPHY_SYM1, pattern_symbols[0],generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_SYM0), 0, 3, enc10->link_shift->DPHY_SYM1, enc10
->link_mask->DPHY_SYM1, pattern_symbols[0], enc10->link_shift
->DPHY_SYM2, enc10->link_mask->DPHY_SYM2, pattern_symbols
[1], enc10->link_shift->DPHY_SYM3, enc10->link_mask->
DPHY_SYM3, pattern_symbols[2])
146 DPHY_SYM2, pattern_symbols[1],generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_SYM0), 0, 3, enc10->link_shift->DPHY_SYM1, enc10
->link_mask->DPHY_SYM1, pattern_symbols[0], enc10->link_shift
->DPHY_SYM2, enc10->link_mask->DPHY_SYM2, pattern_symbols
[1], enc10->link_shift->DPHY_SYM3, enc10->link_mask->
DPHY_SYM3, pattern_symbols[2])
147 DPHY_SYM3, pattern_symbols[2])generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_SYM0), 0, 3, enc10->link_shift->DPHY_SYM1, enc10
->link_mask->DPHY_SYM1, pattern_symbols[0], enc10->link_shift
->DPHY_SYM2, enc10->link_mask->DPHY_SYM2, pattern_symbols
[1], enc10->link_shift->DPHY_SYM3, enc10->link_mask->
DPHY_SYM3, pattern_symbols[2]);
148
149 /* This register resides in DP back end block;
150 * transmitter is used for the offset
151 */
152 REG_SET_3(DP_DPHY_SYM1, 0,generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_SYM1), 0, 3, enc10->link_shift->DPHY_SYM4, enc10
->link_mask->DPHY_SYM4, pattern_symbols[3], enc10->link_shift
->DPHY_SYM5, enc10->link_mask->DPHY_SYM5, pattern_symbols
[4], enc10->link_shift->DPHY_SYM6, enc10->link_mask->
DPHY_SYM6, pattern_symbols[5])
153 DPHY_SYM4, pattern_symbols[3],generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_SYM1), 0, 3, enc10->link_shift->DPHY_SYM4, enc10
->link_mask->DPHY_SYM4, pattern_symbols[3], enc10->link_shift
->DPHY_SYM5, enc10->link_mask->DPHY_SYM5, pattern_symbols
[4], enc10->link_shift->DPHY_SYM6, enc10->link_mask->
DPHY_SYM6, pattern_symbols[5])
154 DPHY_SYM5, pattern_symbols[4],generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_SYM1), 0, 3, enc10->link_shift->DPHY_SYM4, enc10
->link_mask->DPHY_SYM4, pattern_symbols[3], enc10->link_shift
->DPHY_SYM5, enc10->link_mask->DPHY_SYM5, pattern_symbols
[4], enc10->link_shift->DPHY_SYM6, enc10->link_mask->
DPHY_SYM6, pattern_symbols[5])
155 DPHY_SYM6, pattern_symbols[5])generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_SYM1), 0, 3, enc10->link_shift->DPHY_SYM4, enc10
->link_mask->DPHY_SYM4, pattern_symbols[3], enc10->link_shift
->DPHY_SYM5, enc10->link_mask->DPHY_SYM5, pattern_symbols
[4], enc10->link_shift->DPHY_SYM6, enc10->link_mask->
DPHY_SYM6, pattern_symbols[5]);
156
157 /* This register resides in DP back end block;
158 * transmitter is used for the offset
159 */
160 REG_SET_2(DP_DPHY_SYM2, 0,generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_SYM2), 0, 2, enc10->link_shift->DPHY_SYM7, enc10
->link_mask->DPHY_SYM7, pattern_symbols[6], enc10->link_shift
->DPHY_SYM8, enc10->link_mask->DPHY_SYM8, pattern_symbols
[7])
161 DPHY_SYM7, pattern_symbols[6],generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_SYM2), 0, 2, enc10->link_shift->DPHY_SYM7, enc10
->link_mask->DPHY_SYM7, pattern_symbols[6], enc10->link_shift
->DPHY_SYM8, enc10->link_mask->DPHY_SYM8, pattern_symbols
[7])
162 DPHY_SYM8, pattern_symbols[7])generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_SYM2), 0, 2, enc10->link_shift->DPHY_SYM7, enc10
->link_mask->DPHY_SYM7, pattern_symbols[6], enc10->link_shift
->DPHY_SYM8, enc10->link_mask->DPHY_SYM8, pattern_symbols
[7]);
163}
164
165static void set_dp_phy_pattern_d102(
166 struct dcn10_link_encoder *enc10)
167{
168 /* Disable PHY Bypass mode to setup the test pattern */
169 enable_phy_bypass_mode(enc10, false0);
170
171 /* For 10-bit PRBS or debug symbols
172 * please use the following sequence:
173 *
174 * Enable debug symbols on the lanes
175 */
176 disable_prbs_symbols(enc10, true1);
177
178 /* Disable PRBS mode */
179 disable_prbs_mode(enc10);
180
181 /* Program debug symbols to be output */
182 {
183 uint16_t pattern_symbols[8] = {
184 0x2AA, 0x2AA, 0x2AA, 0x2AA,
185 0x2AA, 0x2AA, 0x2AA, 0x2AA
186 };
187
188 program_pattern_symbols(enc10, pattern_symbols);
189 }
190
191 /* Enable phy bypass mode to enable the test pattern */
192
193 enable_phy_bypass_mode(enc10, true1);
194}
195
196static void set_link_training_complete(
197 struct dcn10_link_encoder *enc10,
198 bool_Bool complete)
199{
200 /* This register resides in DP back end block;
201 * transmitter is used for the offset
202 */
203 REG_UPDATE(DP_LINK_CNTL, DP_LINK_TRAINING_COMPLETE, complete)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_LINK_CNTL), 1, enc10->link_shift->DP_LINK_TRAINING_COMPLETE
, enc10->link_mask->DP_LINK_TRAINING_COMPLETE, complete
);
204
205}
206
207void dcn10_link_encoder_set_dp_phy_pattern_training_pattern(
208 struct link_encoder *enc,
209 uint32_t index)
210{
211 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
212 /* Write Training Pattern */
213
214 REG_WRITE(DP_DPHY_TRAINING_PATTERN_SEL, index)dm_write_reg_func(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_TRAINING_PATTERN_SEL), index, __func__);
215
216 /* Set HW Register Training Complete to false */
217
218 set_link_training_complete(enc10, false0);
219
220 /* Disable PHY Bypass mode to output Training Pattern */
221
222 enable_phy_bypass_mode(enc10, false0);
223
224 /* Disable PRBS mode */
225 disable_prbs_mode(enc10);
226}
227
228static void setup_panel_mode(
229 struct dcn10_link_encoder *enc10,
230 enum dp_panel_mode panel_mode)
231{
232 uint32_t value;
233
234 if (!REG(DP_DPHY_INTERNAL_CTRL)(enc10->link_regs->DP_DPHY_INTERNAL_CTRL))
235 return;
236
237 value = REG_READ(DP_DPHY_INTERNAL_CTRL)dm_read_reg_func(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_INTERNAL_CTRL), __func__);
238
239 switch (panel_mode) {
240 case DP_PANEL_MODE_EDP:
241 value = 0x1;
242 break;
243 case DP_PANEL_MODE_SPECIAL:
244 value = 0x11;
245 break;
246 default:
247 value = 0x0;
248 break;
249 }
250
251 REG_WRITE(DP_DPHY_INTERNAL_CTRL, value)dm_write_reg_func(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_INTERNAL_CTRL), value, __func__);
252}
253
254static void set_dp_phy_pattern_symbol_error(
255 struct dcn10_link_encoder *enc10)
256{
257 /* Disable PHY Bypass mode to setup the test pattern */
258 enable_phy_bypass_mode(enc10, false0);
259
260 /* program correct panel mode*/
261 setup_panel_mode(enc10, DP_PANEL_MODE_DEFAULT);
262
263 /* A PRBS23 pattern is used for most DP electrical measurements. */
264
265 /* Enable PRBS symbols on the lanes */
266 disable_prbs_symbols(enc10, false0);
267
268 /* For PRBS23 Set bit DPHY_PRBS_SEL=1 and Set bit DPHY_PRBS_EN=1 */
269 REG_UPDATE_2(DP_DPHY_PRBS_CNTL,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_PRBS_CNTL), 2, enc10->link_shift->DPHY_PRBS_SEL
, enc10->link_mask->DPHY_PRBS_SEL, 1, enc10->link_shift
->DPHY_PRBS_EN, enc10->link_mask->DPHY_PRBS_EN, 1)
270 DPHY_PRBS_SEL, 1,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_PRBS_CNTL), 2, enc10->link_shift->DPHY_PRBS_SEL
, enc10->link_mask->DPHY_PRBS_SEL, 1, enc10->link_shift
->DPHY_PRBS_EN, enc10->link_mask->DPHY_PRBS_EN, 1)
271 DPHY_PRBS_EN, 1)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_PRBS_CNTL), 2, enc10->link_shift->DPHY_PRBS_SEL
, enc10->link_mask->DPHY_PRBS_SEL, 1, enc10->link_shift
->DPHY_PRBS_EN, enc10->link_mask->DPHY_PRBS_EN, 1);
272
273 /* Enable phy bypass mode to enable the test pattern */
274 enable_phy_bypass_mode(enc10, true1);
275}
276
277static void set_dp_phy_pattern_prbs7(
278 struct dcn10_link_encoder *enc10)
279{
280 /* Disable PHY Bypass mode to setup the test pattern */
281 enable_phy_bypass_mode(enc10, false0);
282
283 /* A PRBS7 pattern is used for most DP electrical measurements. */
284
285 /* Enable PRBS symbols on the lanes */
286 disable_prbs_symbols(enc10, false0);
287
288 /* For PRBS7 Set bit DPHY_PRBS_SEL=0 and Set bit DPHY_PRBS_EN=1 */
289 REG_UPDATE_2(DP_DPHY_PRBS_CNTL,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_PRBS_CNTL), 2, enc10->link_shift->DPHY_PRBS_SEL
, enc10->link_mask->DPHY_PRBS_SEL, 0, enc10->link_shift
->DPHY_PRBS_EN, enc10->link_mask->DPHY_PRBS_EN, 1)
290 DPHY_PRBS_SEL, 0,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_PRBS_CNTL), 2, enc10->link_shift->DPHY_PRBS_SEL
, enc10->link_mask->DPHY_PRBS_SEL, 0, enc10->link_shift
->DPHY_PRBS_EN, enc10->link_mask->DPHY_PRBS_EN, 1)
291 DPHY_PRBS_EN, 1)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_PRBS_CNTL), 2, enc10->link_shift->DPHY_PRBS_SEL
, enc10->link_mask->DPHY_PRBS_SEL, 0, enc10->link_shift
->DPHY_PRBS_EN, enc10->link_mask->DPHY_PRBS_EN, 1);
292
293 /* Enable phy bypass mode to enable the test pattern */
294 enable_phy_bypass_mode(enc10, true1);
295}
296
297static void set_dp_phy_pattern_80bit_custom(
298 struct dcn10_link_encoder *enc10,
299 const uint8_t *pattern)
300{
301 /* Disable PHY Bypass mode to setup the test pattern */
302 enable_phy_bypass_mode(enc10, false0);
303
304 /* Enable debug symbols on the lanes */
305
306 disable_prbs_symbols(enc10, true1);
307
308 /* Enable PHY bypass mode to enable the test pattern */
309 /* TODO is it really needed ? */
310
311 enable_phy_bypass_mode(enc10, true1);
312
313 /* Program 80 bit custom pattern */
314 {
315 uint16_t pattern_symbols[8];
316
317 pattern_symbols[0] =
318 ((pattern[1] & 0x03) << 8) | pattern[0];
319 pattern_symbols[1] =
320 ((pattern[2] & 0x0f) << 6) | ((pattern[1] >> 2) & 0x3f);
321 pattern_symbols[2] =
322 ((pattern[3] & 0x3f) << 4) | ((pattern[2] >> 4) & 0x0f);
323 pattern_symbols[3] =
324 (pattern[4] << 2) | ((pattern[3] >> 6) & 0x03);
325 pattern_symbols[4] =
326 ((pattern[6] & 0x03) << 8) | pattern[5];
327 pattern_symbols[5] =
328 ((pattern[7] & 0x0f) << 6) | ((pattern[6] >> 2) & 0x3f);
329 pattern_symbols[6] =
330 ((pattern[8] & 0x3f) << 4) | ((pattern[7] >> 4) & 0x0f);
331 pattern_symbols[7] =
332 (pattern[9] << 2) | ((pattern[8] >> 6) & 0x03);
333
334 program_pattern_symbols(enc10, pattern_symbols);
335 }
336
337 /* Enable phy bypass mode to enable the test pattern */
338
339 enable_phy_bypass_mode(enc10, true1);
340}
341
342static void set_dp_phy_pattern_hbr2_compliance_cp2520_2(
343 struct dcn10_link_encoder *enc10,
344 unsigned int cp2520_pattern)
345{
346
347 /* previously there is a register DP_HBR2_EYE_PATTERN
348 * that is enabled to get the pattern.
349 * But it does not work with the latest spec change,
350 * so we are programming the following registers manually.
351 *
352 * The following settings have been confirmed
353 * by Nick Chorney and Sandra Liu
354 */
355
356 /* Disable PHY Bypass mode to setup the test pattern */
357
358 enable_phy_bypass_mode(enc10, false0);
359
360 /* Setup DIG encoder in DP SST mode */
361 enc10->base.funcs->setup(&enc10->base, SIGNAL_TYPE_DISPLAY_PORT);
362
363 /* ensure normal panel mode. */
364 setup_panel_mode(enc10, DP_PANEL_MODE_DEFAULT);
365
366 /* no vbid after BS (SR)
367 * DP_LINK_FRAMING_CNTL changed history Sandra Liu
368 * 11000260 / 11000104 / 110000FC
369 */
370 REG_UPDATE_3(DP_LINK_FRAMING_CNTL,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_LINK_FRAMING_CNTL), 3, enc10->link_shift->DP_IDLE_BS_INTERVAL
, enc10->link_mask->DP_IDLE_BS_INTERVAL, 0xFC, enc10->
link_shift->DP_VBID_DISABLE, enc10->link_mask->DP_VBID_DISABLE
, 1, enc10->link_shift->DP_VID_ENHANCED_FRAME_MODE, enc10
->link_mask->DP_VID_ENHANCED_FRAME_MODE, 1)
371 DP_IDLE_BS_INTERVAL, 0xFC,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_LINK_FRAMING_CNTL), 3, enc10->link_shift->DP_IDLE_BS_INTERVAL
, enc10->link_mask->DP_IDLE_BS_INTERVAL, 0xFC, enc10->
link_shift->DP_VBID_DISABLE, enc10->link_mask->DP_VBID_DISABLE
, 1, enc10->link_shift->DP_VID_ENHANCED_FRAME_MODE, enc10
->link_mask->DP_VID_ENHANCED_FRAME_MODE, 1)
372 DP_VBID_DISABLE, 1,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_LINK_FRAMING_CNTL), 3, enc10->link_shift->DP_IDLE_BS_INTERVAL
, enc10->link_mask->DP_IDLE_BS_INTERVAL, 0xFC, enc10->
link_shift->DP_VBID_DISABLE, enc10->link_mask->DP_VBID_DISABLE
, 1, enc10->link_shift->DP_VID_ENHANCED_FRAME_MODE, enc10
->link_mask->DP_VID_ENHANCED_FRAME_MODE, 1)
373 DP_VID_ENHANCED_FRAME_MODE, 1)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_LINK_FRAMING_CNTL), 3, enc10->link_shift->DP_IDLE_BS_INTERVAL
, enc10->link_mask->DP_IDLE_BS_INTERVAL, 0xFC, enc10->
link_shift->DP_VBID_DISABLE, enc10->link_mask->DP_VBID_DISABLE
, 1, enc10->link_shift->DP_VID_ENHANCED_FRAME_MODE, enc10
->link_mask->DP_VID_ENHANCED_FRAME_MODE, 1);
374
375 /* swap every BS with SR */
376 REG_UPDATE(DP_DPHY_SCRAM_CNTL, DPHY_SCRAMBLER_BS_COUNT, 0)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_SCRAM_CNTL), 1, enc10->link_shift->DPHY_SCRAMBLER_BS_COUNT
, enc10->link_mask->DPHY_SCRAMBLER_BS_COUNT, 0);
377
378 /* select cp2520 patterns */
379 if (REG(DP_DPHY_HBR2_PATTERN_CONTROL)(enc10->link_regs->DP_DPHY_HBR2_PATTERN_CONTROL))
380 REG_UPDATE(DP_DPHY_HBR2_PATTERN_CONTROL,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_HBR2_PATTERN_CONTROL), 1, enc10->link_shift->
DP_DPHY_HBR2_PATTERN_CONTROL, enc10->link_mask->DP_DPHY_HBR2_PATTERN_CONTROL
, cp2520_pattern)
381 DP_DPHY_HBR2_PATTERN_CONTROL, cp2520_pattern)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_HBR2_PATTERN_CONTROL), 1, enc10->link_shift->
DP_DPHY_HBR2_PATTERN_CONTROL, enc10->link_mask->DP_DPHY_HBR2_PATTERN_CONTROL
, cp2520_pattern);
382 else
383 /* pre-DCE11 can only generate CP2520 pattern 2 */
384 ASSERT(cp2520_pattern == 2)do { if (({ static int __warned; int __ret = !!(!(cp2520_pattern
== 2)); if (__ret && !__warned) { printf("WARNING %s failed at %s:%d\n"
, "!(cp2520_pattern == 2)", "/usr/src/sys/dev/pci/drm/amd/display/dc/dcn10/dcn10_link_encoder.c"
, 384); __warned = 1; } __builtin_expect(!!(__ret), 0); })) do
{} while (0); } while (0);
385
386 /* set link training complete */
387 set_link_training_complete(enc10, true1);
388
389 /* disable video stream */
390 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, 0)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_VID_STREAM_CNTL), 1, enc10->link_shift->DP_VID_STREAM_ENABLE
, enc10->link_mask->DP_VID_STREAM_ENABLE, 0);
391
392 /* Disable PHY Bypass mode to setup the test pattern */
393 enable_phy_bypass_mode(enc10, false0);
394}
395
396static void set_dp_phy_pattern_passthrough_mode(
397 struct dcn10_link_encoder *enc10,
398 enum dp_panel_mode panel_mode)
399{
400 /* program correct panel mode */
401 setup_panel_mode(enc10, panel_mode);
402
403 /* restore LINK_FRAMING_CNTL and DPHY_SCRAMBLER_BS_COUNT
404 * in case we were doing HBR2 compliance pattern before
405 */
406 REG_UPDATE_3(DP_LINK_FRAMING_CNTL,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_LINK_FRAMING_CNTL), 3, enc10->link_shift->DP_IDLE_BS_INTERVAL
, enc10->link_mask->DP_IDLE_BS_INTERVAL, 0x2000, enc10->
link_shift->DP_VBID_DISABLE, enc10->link_mask->DP_VBID_DISABLE
, 0, enc10->link_shift->DP_VID_ENHANCED_FRAME_MODE, enc10
->link_mask->DP_VID_ENHANCED_FRAME_MODE, 1)
407 DP_IDLE_BS_INTERVAL, 0x2000,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_LINK_FRAMING_CNTL), 3, enc10->link_shift->DP_IDLE_BS_INTERVAL
, enc10->link_mask->DP_IDLE_BS_INTERVAL, 0x2000, enc10->
link_shift->DP_VBID_DISABLE, enc10->link_mask->DP_VBID_DISABLE
, 0, enc10->link_shift->DP_VID_ENHANCED_FRAME_MODE, enc10
->link_mask->DP_VID_ENHANCED_FRAME_MODE, 1)
408 DP_VBID_DISABLE, 0,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_LINK_FRAMING_CNTL), 3, enc10->link_shift->DP_IDLE_BS_INTERVAL
, enc10->link_mask->DP_IDLE_BS_INTERVAL, 0x2000, enc10->
link_shift->DP_VBID_DISABLE, enc10->link_mask->DP_VBID_DISABLE
, 0, enc10->link_shift->DP_VID_ENHANCED_FRAME_MODE, enc10
->link_mask->DP_VID_ENHANCED_FRAME_MODE, 1)
409 DP_VID_ENHANCED_FRAME_MODE, 1)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_LINK_FRAMING_CNTL), 3, enc10->link_shift->DP_IDLE_BS_INTERVAL
, enc10->link_mask->DP_IDLE_BS_INTERVAL, 0x2000, enc10->
link_shift->DP_VBID_DISABLE, enc10->link_mask->DP_VBID_DISABLE
, 0, enc10->link_shift->DP_VID_ENHANCED_FRAME_MODE, enc10
->link_mask->DP_VID_ENHANCED_FRAME_MODE, 1);
410
411 REG_UPDATE(DP_DPHY_SCRAM_CNTL, DPHY_SCRAMBLER_BS_COUNT, 0x1FF)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_SCRAM_CNTL), 1, enc10->link_shift->DPHY_SCRAMBLER_BS_COUNT
, enc10->link_mask->DPHY_SCRAMBLER_BS_COUNT, 0x1FF);
412
413 /* set link training complete */
414 set_link_training_complete(enc10, true1);
415
416 /* Disable PHY Bypass mode to setup the test pattern */
417 enable_phy_bypass_mode(enc10, false0);
418
419 /* Disable PRBS mode */
420 disable_prbs_mode(enc10);
421}
422
423/* return value is bit-vector */
424static uint8_t get_frontend_source(
425 enum engine_id engine)
426{
427 switch (engine) {
428 case ENGINE_ID_DIGA:
429 return DCN10_DIG_FE_SOURCE_SELECT_DIGA0x1;
430 case ENGINE_ID_DIGB:
431 return DCN10_DIG_FE_SOURCE_SELECT_DIGB0x2;
432 case ENGINE_ID_DIGC:
433 return DCN10_DIG_FE_SOURCE_SELECT_DIGC0x4;
434 case ENGINE_ID_DIGD:
435 return DCN10_DIG_FE_SOURCE_SELECT_DIGD0x08;
436 case ENGINE_ID_DIGE:
437 return DCN10_DIG_FE_SOURCE_SELECT_DIGE0x10;
438 case ENGINE_ID_DIGF:
439 return DCN10_DIG_FE_SOURCE_SELECT_DIGF0x20;
440 case ENGINE_ID_DIGG:
441 return DCN10_DIG_FE_SOURCE_SELECT_DIGG0x40;
442 default:
443 ASSERT_CRITICAL(false)do { if (({ int __ret = !!(!(0)); if (__ret) printf("WARNING %s failed at %s:%d\n"
, "!(0)", "/usr/src/sys/dev/pci/drm/amd/display/dc/dcn10/dcn10_link_encoder.c"
, 443); __builtin_expect(!!(__ret), 0); })) do {} while (0); }
while (0);
444 return DCN10_DIG_FE_SOURCE_SELECT_INVALID0x0;
445 }
446}
447
448unsigned int dcn10_get_dig_frontend(struct link_encoder *enc)
449{
450 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
451 int32_t value;
452 enum engine_id result;
453
454 REG_GET(DIG_BE_CNTL, DIG_FE_SOURCE_SELECT, &value)generic_reg_get(enc10->base.ctx, (enc10->link_regs->
DIG_BE_CNTL), enc10->link_shift->DIG_FE_SOURCE_SELECT, enc10
->link_mask->DIG_FE_SOURCE_SELECT, &value);
455
456 switch (value) {
457 case DCN10_DIG_FE_SOURCE_SELECT_DIGA0x1:
458 result = ENGINE_ID_DIGA;
459 break;
460 case DCN10_DIG_FE_SOURCE_SELECT_DIGB0x2:
461 result = ENGINE_ID_DIGB;
462 break;
463 case DCN10_DIG_FE_SOURCE_SELECT_DIGC0x4:
464 result = ENGINE_ID_DIGC;
465 break;
466 case DCN10_DIG_FE_SOURCE_SELECT_DIGD0x08:
467 result = ENGINE_ID_DIGD;
468 break;
469 case DCN10_DIG_FE_SOURCE_SELECT_DIGE0x10:
470 result = ENGINE_ID_DIGE;
471 break;
472 case DCN10_DIG_FE_SOURCE_SELECT_DIGF0x20:
473 result = ENGINE_ID_DIGF;
474 break;
475 case DCN10_DIG_FE_SOURCE_SELECT_DIGG0x40:
476 result = ENGINE_ID_DIGG;
477 break;
478 default:
479 // invalid source select DIG
480 result = ENGINE_ID_UNKNOWN;
481 }
482
483 return result;
484
485}
486
487void enc1_configure_encoder(
488 struct dcn10_link_encoder *enc10,
489 const struct dc_link_settings *link_settings)
490{
491 /* set number of lanes */
492 REG_SET(DP_CONFIG, 0,generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_CONFIG), 0, 1, enc10->link_shift->DP_UDI_LANES, enc10
->link_mask->DP_UDI_LANES, link_settings->lane_count
- LANE_COUNT_ONE)
493 DP_UDI_LANES, link_settings->lane_count - LANE_COUNT_ONE)generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_CONFIG), 0, 1, enc10->link_shift->DP_UDI_LANES, enc10
->link_mask->DP_UDI_LANES, link_settings->lane_count
- LANE_COUNT_ONE);
494
495 /* setup scrambler */
496 REG_UPDATE(DP_DPHY_SCRAM_CNTL, DPHY_SCRAMBLER_ADVANCE, 1)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_SCRAM_CNTL), 1, enc10->link_shift->DPHY_SCRAMBLER_ADVANCE
, enc10->link_mask->DPHY_SCRAMBLER_ADVANCE, 1);
497}
498
499void dcn10_psr_program_dp_dphy_fast_training(struct link_encoder *enc,
500 bool_Bool exit_link_training_required)
501{
502 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
503
504 if (exit_link_training_required)
505 REG_UPDATE(DP_DPHY_FAST_TRAINING,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_FAST_TRAINING), 1, enc10->link_shift->DPHY_RX_FAST_TRAINING_CAPABLE
, enc10->link_mask->DPHY_RX_FAST_TRAINING_CAPABLE, 1)
506 DPHY_RX_FAST_TRAINING_CAPABLE, 1)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_FAST_TRAINING), 1, enc10->link_shift->DPHY_RX_FAST_TRAINING_CAPABLE
, enc10->link_mask->DPHY_RX_FAST_TRAINING_CAPABLE, 1);
507 else {
508 REG_UPDATE(DP_DPHY_FAST_TRAINING,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_FAST_TRAINING), 1, enc10->link_shift->DPHY_RX_FAST_TRAINING_CAPABLE
, enc10->link_mask->DPHY_RX_FAST_TRAINING_CAPABLE, 0)
509 DPHY_RX_FAST_TRAINING_CAPABLE, 0)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_FAST_TRAINING), 1, enc10->link_shift->DPHY_RX_FAST_TRAINING_CAPABLE
, enc10->link_mask->DPHY_RX_FAST_TRAINING_CAPABLE, 0);
510 /*In DCE 11, we are able to pre-program a Force SR register
511 * to be able to trigger SR symbol after 5 idle patterns
512 * transmitted. Upon PSR Exit, DMCU can trigger
513 * DPHY_LOAD_BS_COUNT_START = 1. Upon writing 1 to
514 * DPHY_LOAD_BS_COUNT_START and the internal counter
515 * reaches DPHY_LOAD_BS_COUNT, the next BS symbol will be
516 * replaced by SR symbol once.
517 */
518
519 REG_UPDATE(DP_DPHY_BS_SR_SWAP_CNTL, DPHY_LOAD_BS_COUNT, 0x5)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_DPHY_BS_SR_SWAP_CNTL), 1, enc10->link_shift->DPHY_LOAD_BS_COUNT
, enc10->link_mask->DPHY_LOAD_BS_COUNT, 0x5);
520 }
521}
522
523void dcn10_psr_program_secondary_packet(struct link_encoder *enc,
524 unsigned int sdp_transmit_line_num_deadline)
525{
526 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
527
528 REG_UPDATE_2(DP_SEC_CNTL1,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_SEC_CNTL1), 2, enc10->link_shift->DP_SEC_GSP0_LINE_NUM
, enc10->link_mask->DP_SEC_GSP0_LINE_NUM, sdp_transmit_line_num_deadline
, enc10->link_shift->DP_SEC_GSP0_PRIORITY, enc10->link_mask
->DP_SEC_GSP0_PRIORITY, 1)
529 DP_SEC_GSP0_LINE_NUM, sdp_transmit_line_num_deadline,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_SEC_CNTL1), 2, enc10->link_shift->DP_SEC_GSP0_LINE_NUM
, enc10->link_mask->DP_SEC_GSP0_LINE_NUM, sdp_transmit_line_num_deadline
, enc10->link_shift->DP_SEC_GSP0_PRIORITY, enc10->link_mask
->DP_SEC_GSP0_PRIORITY, 1)
530 DP_SEC_GSP0_PRIORITY, 1)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_SEC_CNTL1), 2, enc10->link_shift->DP_SEC_GSP0_LINE_NUM
, enc10->link_mask->DP_SEC_GSP0_LINE_NUM, sdp_transmit_line_num_deadline
, enc10->link_shift->DP_SEC_GSP0_PRIORITY, enc10->link_mask
->DP_SEC_GSP0_PRIORITY, 1);
531}
532
533bool_Bool dcn10_is_dig_enabled(struct link_encoder *enc)
534{
535 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
536 uint32_t value;
537
538 REG_GET(DIG_BE_EN_CNTL, DIG_ENABLE, &value)generic_reg_get(enc10->base.ctx, (enc10->link_regs->
DIG_BE_EN_CNTL), enc10->link_shift->DIG_ENABLE, enc10->
link_mask->DIG_ENABLE, &value);
539 return value;
540}
541
542static void link_encoder_disable(struct dcn10_link_encoder *enc10)
543{
544 /* reset training pattern */
545 REG_SET(DP_DPHY_TRAINING_PATTERN_SEL, 0,generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_TRAINING_PATTERN_SEL), 0, 1, enc10->link_shift->
DPHY_TRAINING_PATTERN_SEL, enc10->link_mask->DPHY_TRAINING_PATTERN_SEL
, 0)
546 DPHY_TRAINING_PATTERN_SEL, 0)generic_reg_set_ex(enc10->base.ctx, (enc10->link_regs->
DP_DPHY_TRAINING_PATTERN_SEL), 0, 1, enc10->link_shift->
DPHY_TRAINING_PATTERN_SEL, enc10->link_mask->DPHY_TRAINING_PATTERN_SEL
, 0);
547
548 /* reset training complete */
549 REG_UPDATE(DP_LINK_CNTL, DP_LINK_TRAINING_COMPLETE, 0)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_LINK_CNTL), 1, enc10->link_shift->DP_LINK_TRAINING_COMPLETE
, enc10->link_mask->DP_LINK_TRAINING_COMPLETE, 0);
550
551 /* reset panel mode */
552 setup_panel_mode(enc10, DP_PANEL_MODE_DEFAULT);
553}
554
555static void hpd_initialize(
556 struct dcn10_link_encoder *enc10)
557{
558 /* Associate HPD with DIG_BE */
559 enum hpd_source_id hpd_source = enc10->base.hpd_source;
560
561 REG_UPDATE(DIG_BE_CNTL, DIG_HPD_SELECT, hpd_source)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DIG_BE_CNTL), 1, enc10->link_shift->DIG_HPD_SELECT
, enc10->link_mask->DIG_HPD_SELECT, hpd_source);
562}
563
564bool_Bool dcn10_link_encoder_validate_dvi_output(
565 const struct dcn10_link_encoder *enc10,
566 enum amd_signal_type connector_signal,
567 enum amd_signal_type signal,
568 const struct dc_crtc_timing *crtc_timing)
569{
570 uint32_t max_pixel_clock = TMDS_MAX_PIXEL_CLOCK165000;
571
572 if (signal == SIGNAL_TYPE_DVI_DUAL_LINK)
573 max_pixel_clock *= 2;
574
575 /* This handles the case of HDMI downgrade to DVI we don't want to
576 * we don't want to cap the pixel clock if the DDI is not DVI.
577 */
578 if (connector_signal != SIGNAL_TYPE_DVI_DUAL_LINK &&
579 connector_signal != SIGNAL_TYPE_DVI_SINGLE_LINK)
580 max_pixel_clock = enc10->base.features.max_hdmi_pixel_clock;
581
582 /* DVI only support RGB pixel encoding */
583 if (crtc_timing->pixel_encoding != PIXEL_ENCODING_RGB)
584 return false0;
585
586 /*connect DVI via adpater's HDMI connector*/
587 if ((connector_signal == SIGNAL_TYPE_DVI_SINGLE_LINK ||
588 connector_signal == SIGNAL_TYPE_HDMI_TYPE_A) &&
589 signal != SIGNAL_TYPE_HDMI_TYPE_A &&
590 crtc_timing->pix_clk_100hz > (TMDS_MAX_PIXEL_CLOCK165000 * 10))
591 return false0;
592 if (crtc_timing->pix_clk_100hz < (TMDS_MIN_PIXEL_CLOCK25000 * 10))
593 return false0;
594
595 if (crtc_timing->pix_clk_100hz > (max_pixel_clock * 10))
596 return false0;
597
598 /* DVI supports 6/8bpp single-link and 10/16bpp dual-link */
599 switch (crtc_timing->display_color_depth) {
600 case COLOR_DEPTH_666:
601 case COLOR_DEPTH_888:
602 break;
603 case COLOR_DEPTH_101010:
604 case COLOR_DEPTH_161616:
605 if (signal != SIGNAL_TYPE_DVI_DUAL_LINK)
606 return false0;
607 break;
608 default:
609 return false0;
610 }
611
612 return true1;
613}
614
615static bool_Bool dcn10_link_encoder_validate_hdmi_output(
616 const struct dcn10_link_encoder *enc10,
617 const struct dc_crtc_timing *crtc_timing,
618 const struct dc_edid_caps *edid_caps,
619 int adjusted_pix_clk_100hz)
620{
621 enum dc_color_depth max_deep_color =
622 enc10->base.features.max_hdmi_deep_color;
623
624 // check pixel clock against edid specified max TMDS clk
625 if (edid_caps->max_tmds_clk_mhz != 0 &&
626 adjusted_pix_clk_100hz > edid_caps->max_tmds_clk_mhz * 10000)
627 return false0;
628
629 if (max_deep_color < crtc_timing->display_color_depth)
630 return false0;
631
632 if (crtc_timing->display_color_depth < COLOR_DEPTH_888)
633 return false0;
634 if (adjusted_pix_clk_100hz < (TMDS_MIN_PIXEL_CLOCK25000 * 10))
635 return false0;
636
637 if ((adjusted_pix_clk_100hz == 0) ||
638 (adjusted_pix_clk_100hz > (enc10->base.features.max_hdmi_pixel_clock * 10)))
639 return false0;
640
641 /* DCE11 HW does not support 420 */
642 if (!enc10->base.features.hdmi_ycbcr420_supported &&
643 crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR420)
644 return false0;
645
646 if ((!enc10->base.features.flags.bits.HDMI_6GB_EN ||
647 enc10->base.ctx->dc->debug.hdmi20_disable) &&
648 adjusted_pix_clk_100hz >= 3000000)
649 return false0;
650 if (enc10->base.ctx->dc->debug.hdmi20_disable &&
651 crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR420)
652 return false0;
653 return true1;
654}
655
656bool_Bool dcn10_link_encoder_validate_dp_output(
657 const struct dcn10_link_encoder *enc10,
658 const struct dc_crtc_timing *crtc_timing)
659{
660 if (crtc_timing->pixel_encoding == PIXEL_ENCODING_YCBCR420) {
661 if (!enc10->base.features.dp_ycbcr420_supported)
662 return false0;
663 }
664
665 return true1;
666}
667
668void dcn10_link_encoder_construct(
669 struct dcn10_link_encoder *enc10,
670 const struct encoder_init_data *init_data,
671 const struct encoder_feature_support *enc_features,
672 const struct dcn10_link_enc_registers *link_regs,
673 const struct dcn10_link_enc_aux_registers *aux_regs,
674 const struct dcn10_link_enc_hpd_registers *hpd_regs,
675 const struct dcn10_link_enc_shift *link_shift,
676 const struct dcn10_link_enc_mask *link_mask)
677{
678 struct bp_encoder_cap_info bp_cap_info = {0};
679 const struct dc_vbios_funcs *bp_funcs = init_data->ctx->dc_bios->funcs;
680 enum bp_result result = BP_RESULT_OK;
681
682 enc10->base.funcs = &dcn10_lnk_enc_funcs;
683 enc10->base.ctx = init_data->ctx;
684 enc10->base.id = init_data->encoder;
685
686 enc10->base.hpd_source = init_data->hpd_source;
687 enc10->base.connector = init_data->connector;
688
689 enc10->base.preferred_engine = ENGINE_ID_UNKNOWN;
690
691 enc10->base.features = *enc_features;
692
693 enc10->base.transmitter = init_data->transmitter;
694
695 /* set the flag to indicate whether driver poll the I2C data pin
696 * while doing the DP sink detect
697 */
698
699/* if (dal_adapter_service_is_feature_supported(as,
700 FEATURE_DP_SINK_DETECT_POLL_DATA_PIN))
701 enc10->base.features.flags.bits.
702 DP_SINK_DETECT_POLL_DATA_PIN = true;*/
703
704 enc10->base.output_signals =
705 SIGNAL_TYPE_DVI_SINGLE_LINK |
706 SIGNAL_TYPE_DVI_DUAL_LINK |
707 SIGNAL_TYPE_LVDS |
708 SIGNAL_TYPE_DISPLAY_PORT |
709 SIGNAL_TYPE_DISPLAY_PORT_MST |
710 SIGNAL_TYPE_EDP |
711 SIGNAL_TYPE_HDMI_TYPE_A;
712
713 /* For DCE 8.0 and 8.1, by design, UNIPHY is hardwired to DIG_BE.
714 * SW always assign DIG_FE 1:1 mapped to DIG_FE for non-MST UNIPHY.
715 * SW assign DIG_FE to non-MST UNIPHY first and MST last. So prefer
716 * DIG is per UNIPHY and used by SST DP, eDP, HDMI, DVI and LVDS.
717 * Prefer DIG assignment is decided by board design.
718 * For DCE 8.0, there are only max 6 UNIPHYs, we assume board design
719 * and VBIOS will filter out 7 UNIPHY for DCE 8.0.
720 * By this, adding DIGG should not hurt DCE 8.0.
721 * This will let DCE 8.1 share DCE 8.0 as much as possible
722 */
723
724 enc10->link_regs = link_regs;
725 enc10->aux_regs = aux_regs;
726 enc10->hpd_regs = hpd_regs;
727 enc10->link_shift = link_shift;
728 enc10->link_mask = link_mask;
729
730 switch (enc10->base.transmitter) {
731 case TRANSMITTER_UNIPHY_A:
732 enc10->base.preferred_engine = ENGINE_ID_DIGA;
733 break;
734 case TRANSMITTER_UNIPHY_B:
735 enc10->base.preferred_engine = ENGINE_ID_DIGB;
736 break;
737 case TRANSMITTER_UNIPHY_C:
738 enc10->base.preferred_engine = ENGINE_ID_DIGC;
739 break;
740 case TRANSMITTER_UNIPHY_D:
741 enc10->base.preferred_engine = ENGINE_ID_DIGD;
742 break;
743 case TRANSMITTER_UNIPHY_E:
744 enc10->base.preferred_engine = ENGINE_ID_DIGE;
745 break;
746 case TRANSMITTER_UNIPHY_F:
747 enc10->base.preferred_engine = ENGINE_ID_DIGF;
748 break;
749 case TRANSMITTER_UNIPHY_G:
750 enc10->base.preferred_engine = ENGINE_ID_DIGG;
751 break;
752 default:
753 ASSERT_CRITICAL(false)do { if (({ int __ret = !!(!(0)); if (__ret) printf("WARNING %s failed at %s:%d\n"
, "!(0)", "/usr/src/sys/dev/pci/drm/amd/display/dc/dcn10/dcn10_link_encoder.c"
, 753); __builtin_expect(!!(__ret), 0); })) do {} while (0); }
while (0);
754 enc10->base.preferred_engine = ENGINE_ID_UNKNOWN;
755 }
756
757 /* default to one to mirror Windows behavior */
758 enc10->base.features.flags.bits.HDMI_6GB_EN = 1;
759
760 result = bp_funcs->get_encoder_cap_info(enc10->base.ctx->dc_bios,
761 enc10->base.id, &bp_cap_info);
762
763 /* Override features with DCE-specific values */
764 if (result == BP_RESULT_OK) {
765 enc10->base.features.flags.bits.IS_HBR2_CAPABLE =
766 bp_cap_info.DP_HBR2_EN;
767 enc10->base.features.flags.bits.IS_HBR3_CAPABLE =
768 bp_cap_info.DP_HBR3_EN;
769 enc10->base.features.flags.bits.HDMI_6GB_EN = bp_cap_info.HDMI_6GB_EN;
770 enc10->base.features.flags.bits.DP_IS_USB_C =
771 bp_cap_info.DP_IS_USB_C;
772 } else {
773 DC_LOG_WARNING("%s: Failed to get encoder_cap_info from VBIOS with error code %d!\n",printk("\0014" "[" "drm" "] " "%s: Failed to get encoder_cap_info from VBIOS with error code %d!\n"
, __func__, result)
774 __func__,printk("\0014" "[" "drm" "] " "%s: Failed to get encoder_cap_info from VBIOS with error code %d!\n"
, __func__, result)
775 result)printk("\0014" "[" "drm" "] " "%s: Failed to get encoder_cap_info from VBIOS with error code %d!\n"
, __func__, result);
776 }
777 if (enc10->base.ctx->dc->debug.hdmi20_disable) {
778 enc10->base.features.flags.bits.HDMI_6GB_EN = 0;
779 }
780}
781
782bool_Bool dcn10_link_encoder_validate_output_with_stream(
783 struct link_encoder *enc,
784 const struct dc_stream_state *stream)
785{
786 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
787 bool_Bool is_valid;
788
789 //if SCDC (340-600MHz) is disabled, set to HDMI 1.4 timing limit
790 if (stream->sink->edid_caps.panel_patch.skip_scdc_overwrite &&
791 enc10->base.features.max_hdmi_pixel_clock > 300000)
792 enc10->base.features.max_hdmi_pixel_clock = 300000;
793
794 switch (stream->signal) {
795 case SIGNAL_TYPE_DVI_SINGLE_LINK:
796 case SIGNAL_TYPE_DVI_DUAL_LINK:
797 is_valid = dcn10_link_encoder_validate_dvi_output(
798 enc10,
799 stream->link->connector_signal,
800 stream->signal,
801 &stream->timing);
802 break;
803 case SIGNAL_TYPE_HDMI_TYPE_A:
804 is_valid = dcn10_link_encoder_validate_hdmi_output(
805 enc10,
806 &stream->timing,
807 &stream->sink->edid_caps,
808 stream->phy_pix_clk * 10);
809 break;
810 case SIGNAL_TYPE_DISPLAY_PORT:
811 case SIGNAL_TYPE_DISPLAY_PORT_MST:
812 is_valid = dcn10_link_encoder_validate_dp_output(
813 enc10, &stream->timing);
814 break;
815 case SIGNAL_TYPE_EDP:
816 is_valid = (stream->timing.pixel_encoding == PIXEL_ENCODING_RGB) ? true1 : false0;
817 break;
818 case SIGNAL_TYPE_VIRTUAL:
819 is_valid = true1;
820 break;
821 default:
822 is_valid = false0;
823 break;
824 }
825
826 return is_valid;
827}
828
829void dcn10_link_encoder_hw_init(
830 struct link_encoder *enc)
831{
832 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
833 struct bp_transmitter_control cntl = { 0 };
834 enum bp_result result;
835
836 cntl.action = TRANSMITTER_CONTROL_INIT;
837 cntl.engine_id = ENGINE_ID_UNKNOWN;
838 cntl.transmitter = enc10->base.transmitter;
839 cntl.connector_obj_id = enc10->base.connector;
840 cntl.lanes_number = LANE_COUNT_FOUR;
841 cntl.coherent = false0;
842 cntl.hpd_sel = enc10->base.hpd_source;
843
844 if (enc10->base.connector.id == CONNECTOR_ID_EDP)
845 cntl.signal = SIGNAL_TYPE_EDP;
846
847 result = link_transmitter_control(enc10, &cntl);
848
849 if (result != BP_RESULT_OK) {
850 DC_LOG_ERROR("%s: Failed to execute VBIOS command table!\n",__drm_err("%s: Failed to execute VBIOS command table!\n", __func__
)
851 __func__)__drm_err("%s: Failed to execute VBIOS command table!\n", __func__
);
852 BREAK_TO_DEBUGGER()do { ___drm_dbg(((void *)0), DRM_UT_DRIVER, "%s():%d\n", __func__
, 852); do {} while (0); } while (0);
853 return;
854 }
855
856 if (enc10->base.connector.id == CONNECTOR_ID_LVDS) {
857 cntl.action = TRANSMITTER_CONTROL_BACKLIGHT_BRIGHTNESS;
858
859 result = link_transmitter_control(enc10, &cntl);
860
861 ASSERT(result == BP_RESULT_OK)do { if (({ static int __warned; int __ret = !!(!(result == BP_RESULT_OK
)); if (__ret && !__warned) { printf("WARNING %s failed at %s:%d\n"
, "!(result == BP_RESULT_OK)", "/usr/src/sys/dev/pci/drm/amd/display/dc/dcn10/dcn10_link_encoder.c"
, 861); __warned = 1; } __builtin_expect(!!(__ret), 0); })) do
{} while (0); } while (0);
862
863 }
864 dcn10_aux_initialize(enc10);
865
866 /* reinitialize HPD.
867 * hpd_initialize() will pass DIG_FE id to HW context.
868 * All other routine within HW context will use fe_engine_offset
869 * as DIG_FE id even caller pass DIG_FE id.
870 * So this routine must be called first.
871 */
872 hpd_initialize(enc10);
873}
874
875void dcn10_link_encoder_destroy(struct link_encoder **enc)
876{
877 kfree(TO_DCN10_LINK_ENC(*enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (*enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );}));
878 *enc = NULL((void *)0);
879}
880
881void dcn10_link_encoder_setup(
882 struct link_encoder *enc,
883 enum amd_signal_type signal)
884{
885 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
886
887 switch (signal) {
888 case SIGNAL_TYPE_EDP:
889 case SIGNAL_TYPE_DISPLAY_PORT:
890 /* DP SST */
891 REG_UPDATE(DIG_BE_CNTL, DIG_MODE, 0)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DIG_BE_CNTL), 1, enc10->link_shift->DIG_MODE, enc10
->link_mask->DIG_MODE, 0);
892 break;
893 case SIGNAL_TYPE_LVDS:
894 /* LVDS */
895 REG_UPDATE(DIG_BE_CNTL, DIG_MODE, 1)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DIG_BE_CNTL), 1, enc10->link_shift->DIG_MODE, enc10
->link_mask->DIG_MODE, 1);
896 break;
897 case SIGNAL_TYPE_DVI_SINGLE_LINK:
898 case SIGNAL_TYPE_DVI_DUAL_LINK:
899 /* TMDS-DVI */
900 REG_UPDATE(DIG_BE_CNTL, DIG_MODE, 2)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DIG_BE_CNTL), 1, enc10->link_shift->DIG_MODE, enc10
->link_mask->DIG_MODE, 2);
901 break;
902 case SIGNAL_TYPE_HDMI_TYPE_A:
903 /* TMDS-HDMI */
904 REG_UPDATE(DIG_BE_CNTL, DIG_MODE, 3)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DIG_BE_CNTL), 1, enc10->link_shift->DIG_MODE, enc10
->link_mask->DIG_MODE, 3);
905 break;
906 case SIGNAL_TYPE_DISPLAY_PORT_MST:
907 /* DP MST */
908 REG_UPDATE(DIG_BE_CNTL, DIG_MODE, 5)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DIG_BE_CNTL), 1, enc10->link_shift->DIG_MODE, enc10
->link_mask->DIG_MODE, 5);
909 break;
910 default:
911 ASSERT_CRITICAL(false)do { if (({ int __ret = !!(!(0)); if (__ret) printf("WARNING %s failed at %s:%d\n"
, "!(0)", "/usr/src/sys/dev/pci/drm/amd/display/dc/dcn10/dcn10_link_encoder.c"
, 911); __builtin_expect(!!(__ret), 0); })) do {} while (0); }
while (0);
912 /* invalid mode ! */
913 break;
914 }
915
916}
917
918/* TODO: still need depth or just pass in adjusted pixel clock? */
919void dcn10_link_encoder_enable_tmds_output(
920 struct link_encoder *enc,
921 enum clock_source_id clock_source,
922 enum dc_color_depth color_depth,
923 enum amd_signal_type signal,
924 uint32_t pixel_clock)
925{
926 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
927 struct bp_transmitter_control cntl = { 0 };
928 enum bp_result result;
929
930 /* Enable the PHY */
931
932 cntl.action = TRANSMITTER_CONTROL_ENABLE;
933 cntl.engine_id = enc->preferred_engine;
934 cntl.transmitter = enc10->base.transmitter;
935 cntl.pll_id = clock_source;
936 cntl.signal = signal;
937 if (cntl.signal == SIGNAL_TYPE_DVI_DUAL_LINK)
938 cntl.lanes_number = 8;
939 else
940 cntl.lanes_number = 4;
941
942 cntl.hpd_sel = enc10->base.hpd_source;
943
944 cntl.pixel_clock = pixel_clock;
945 cntl.color_depth = color_depth;
946
947 result = link_transmitter_control(enc10, &cntl);
948
949 if (result != BP_RESULT_OK) {
950 DC_LOG_ERROR("%s: Failed to execute VBIOS command table!\n",__drm_err("%s: Failed to execute VBIOS command table!\n", __func__
)
951 __func__)__drm_err("%s: Failed to execute VBIOS command table!\n", __func__
);
952 BREAK_TO_DEBUGGER()do { ___drm_dbg(((void *)0), DRM_UT_DRIVER, "%s():%d\n", __func__
, 952); do {} while (0); } while (0);
953 }
954}
955
956void dcn10_link_encoder_enable_tmds_output_with_clk_pattern_wa(
957 struct link_encoder *enc,
958 enum clock_source_id clock_source,
959 enum dc_color_depth color_depth,
960 enum amd_signal_type signal,
961 uint32_t pixel_clock)
962{
963 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
964
965 dcn10_link_encoder_enable_tmds_output(
966 enc, clock_source, color_depth, signal, pixel_clock);
967
968 REG_UPDATE(DIG_CLOCK_PATTERN, DIG_CLOCK_PATTERN, 0x1F)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DIG_CLOCK_PATTERN), 1, enc10->link_shift->DIG_CLOCK_PATTERN
, enc10->link_mask->DIG_CLOCK_PATTERN, 0x1F);
969}
970
971/* enables DP PHY output */
972void dcn10_link_encoder_enable_dp_output(
973 struct link_encoder *enc,
974 const struct dc_link_settings *link_settings,
975 enum clock_source_id clock_source)
976{
977 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
978 struct bp_transmitter_control cntl = { 0 };
979 enum bp_result result;
980
981 /* Enable the PHY */
982
983 /* number_of_lanes is used for pixel clock adjust,
984 * but it's not passed to asic_control.
985 * We need to set number of lanes manually.
986 */
987 enc1_configure_encoder(enc10, link_settings);
988
989 cntl.action = TRANSMITTER_CONTROL_ENABLE;
990 cntl.engine_id = enc->preferred_engine;
991 cntl.transmitter = enc10->base.transmitter;
992 cntl.pll_id = clock_source;
993 cntl.signal = SIGNAL_TYPE_DISPLAY_PORT;
994 cntl.lanes_number = link_settings->lane_count;
995 cntl.hpd_sel = enc10->base.hpd_source;
996 cntl.pixel_clock = link_settings->link_rate
997 * LINK_RATE_REF_FREQ_IN_KHZ;
998 /* TODO: check if undefined works */
999 cntl.color_depth = COLOR_DEPTH_UNDEFINED;
1000
1001 result = link_transmitter_control(enc10, &cntl);
1002
1003 if (result != BP_RESULT_OK) {
1004 DC_LOG_ERROR("%s: Failed to execute VBIOS command table!\n",__drm_err("%s: Failed to execute VBIOS command table!\n", __func__
)
1005 __func__)__drm_err("%s: Failed to execute VBIOS command table!\n", __func__
);
1006 BREAK_TO_DEBUGGER()do { ___drm_dbg(((void *)0), DRM_UT_DRIVER, "%s():%d\n", __func__
, 1006); do {} while (0); } while (0);
1007 }
1008}
1009
1010/* enables DP PHY output in MST mode */
1011void dcn10_link_encoder_enable_dp_mst_output(
1012 struct link_encoder *enc,
1013 const struct dc_link_settings *link_settings,
1014 enum clock_source_id clock_source)
1015{
1016 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
1017 struct bp_transmitter_control cntl = { 0 };
1018 enum bp_result result;
1019
1020 /* Enable the PHY */
1021
1022 /* number_of_lanes is used for pixel clock adjust,
1023 * but it's not passed to asic_control.
1024 * We need to set number of lanes manually.
1025 */
1026 enc1_configure_encoder(enc10, link_settings);
1027
1028 cntl.action = TRANSMITTER_CONTROL_ENABLE;
1029 cntl.engine_id = ENGINE_ID_UNKNOWN;
1030 cntl.transmitter = enc10->base.transmitter;
1031 cntl.pll_id = clock_source;
1032 cntl.signal = SIGNAL_TYPE_DISPLAY_PORT_MST;
1033 cntl.lanes_number = link_settings->lane_count;
1034 cntl.hpd_sel = enc10->base.hpd_source;
1035 cntl.pixel_clock = link_settings->link_rate
1036 * LINK_RATE_REF_FREQ_IN_KHZ;
1037 /* TODO: check if undefined works */
1038 cntl.color_depth = COLOR_DEPTH_UNDEFINED;
1039
1040 result = link_transmitter_control(enc10, &cntl);
1041
1042 if (result != BP_RESULT_OK) {
1043 DC_LOG_ERROR("%s: Failed to execute VBIOS command table!\n",__drm_err("%s: Failed to execute VBIOS command table!\n", __func__
)
1044 __func__)__drm_err("%s: Failed to execute VBIOS command table!\n", __func__
);
1045 BREAK_TO_DEBUGGER()do { ___drm_dbg(((void *)0), DRM_UT_DRIVER, "%s():%d\n", __func__
, 1045); do {} while (0); } while (0);
1046 }
1047}
1048/*
1049 * @brief
1050 * Disable transmitter and its encoder
1051 */
1052void dcn10_link_encoder_disable_output(
1053 struct link_encoder *enc,
1054 enum amd_signal_type signal)
1055{
1056 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
1057 struct bp_transmitter_control cntl = { 0 };
1058 enum bp_result result;
1059
1060 if (!dcn10_is_dig_enabled(enc)) {
1061 /* OF_SKIP_POWER_DOWN_INACTIVE_ENCODER */
1062 /*in DP_Alt_No_Connect case, we turn off the dig already,
1063 after excuation the PHY w/a sequence, not allow touch PHY any more*/
1064 return;
1065 }
1066 /* Power-down RX and disable GPU PHY should be paired.
1067 * Disabling PHY without powering down RX may cause
1068 * symbol lock loss, on which we will get DP Sink interrupt.
1069 */
1070
1071 /* There is a case for the DP active dongles
1072 * where we want to disable the PHY but keep RX powered,
1073 * for those we need to ignore DP Sink interrupt
1074 * by checking lane count that has been set
1075 * on the last do_enable_output().
1076 */
1077
1078 /* disable transmitter */
1079 cntl.action = TRANSMITTER_CONTROL_DISABLE;
1080 cntl.transmitter = enc10->base.transmitter;
1081 cntl.hpd_sel = enc10->base.hpd_source;
1082 cntl.signal = signal;
1083 cntl.connector_obj_id = enc10->base.connector;
1084
1085 result = link_transmitter_control(enc10, &cntl);
1086
1087 if (result != BP_RESULT_OK) {
1088 DC_LOG_ERROR("%s: Failed to execute VBIOS command table!\n",__drm_err("%s: Failed to execute VBIOS command table!\n", __func__
)
1089 __func__)__drm_err("%s: Failed to execute VBIOS command table!\n", __func__
);
1090 BREAK_TO_DEBUGGER()do { ___drm_dbg(((void *)0), DRM_UT_DRIVER, "%s():%d\n", __func__
, 1090); do {} while (0); } while (0);
1091 return;
1092 }
1093
1094 /* disable encoder */
1095 if (dc_is_dp_signal(signal))
1096 link_encoder_disable(enc10);
1097}
1098
1099void dcn10_link_encoder_dp_set_lane_settings(
1100 struct link_encoder *enc,
1101 const struct dc_link_settings *link_settings,
1102 const struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX])
1103{
1104 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
1105 union dpcd_training_lane_set training_lane_set = { { 0 } };
1106 int32_t lane = 0;
1107 struct bp_transmitter_control cntl = { 0 };
1108
1109 if (!link_settings) {
1110 BREAK_TO_DEBUGGER()do { ___drm_dbg(((void *)0), DRM_UT_DRIVER, "%s():%d\n", __func__
, 1110); do {} while (0); } while (0);
1111 return;
1112 }
1113
1114 cntl.action = TRANSMITTER_CONTROL_SET_VOLTAGE_AND_PREEMPASIS;
1115 cntl.transmitter = enc10->base.transmitter;
1116 cntl.connector_obj_id = enc10->base.connector;
1117 cntl.lanes_number = link_settings->lane_count;
1118 cntl.hpd_sel = enc10->base.hpd_source;
1119 cntl.pixel_clock = link_settings->link_rate * LINK_RATE_REF_FREQ_IN_KHZ;
1120
1121 for (lane = 0; lane < link_settings->lane_count; lane++) {
1122 /* translate lane settings */
1123
1124 training_lane_set.bits.VOLTAGE_SWING_SET =
1125 lane_settings[lane].VOLTAGE_SWING;
1126 training_lane_set.bits.PRE_EMPHASIS_SET =
1127 lane_settings[lane].PRE_EMPHASIS;
1128
1129 /* post cursor 2 setting only applies to HBR2 link rate */
1130 if (link_settings->link_rate == LINK_RATE_HIGH2) {
1131 /* this is passed to VBIOS
1132 * to program post cursor 2 level
1133 */
1134 training_lane_set.bits.POST_CURSOR2_SET =
1135 lane_settings[lane].POST_CURSOR2;
1136 }
1137
1138 cntl.lane_select = lane;
1139 cntl.lane_settings = training_lane_set.raw;
1140
1141 /* call VBIOS table to set voltage swing and pre-emphasis */
1142 link_transmitter_control(enc10, &cntl);
1143 }
1144}
1145
1146/* set DP PHY test and training patterns */
1147void dcn10_link_encoder_dp_set_phy_pattern(
1148 struct link_encoder *enc,
1149 const struct encoder_set_dp_phy_pattern_param *param)
1150{
1151 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
1152
1153 switch (param->dp_phy_pattern) {
1154 case DP_TEST_PATTERN_TRAINING_PATTERN1:
1155 dcn10_link_encoder_set_dp_phy_pattern_training_pattern(enc, 0);
1156 break;
1157 case DP_TEST_PATTERN_TRAINING_PATTERN2:
1158 dcn10_link_encoder_set_dp_phy_pattern_training_pattern(enc, 1);
1159 break;
1160 case DP_TEST_PATTERN_TRAINING_PATTERN3:
1161 dcn10_link_encoder_set_dp_phy_pattern_training_pattern(enc, 2);
1162 break;
1163 case DP_TEST_PATTERN_TRAINING_PATTERN4:
1164 dcn10_link_encoder_set_dp_phy_pattern_training_pattern(enc, 3);
1165 break;
1166 case DP_TEST_PATTERN_D102:
1167 set_dp_phy_pattern_d102(enc10);
1168 break;
1169 case DP_TEST_PATTERN_SYMBOL_ERROR:
1170 set_dp_phy_pattern_symbol_error(enc10);
1171 break;
1172 case DP_TEST_PATTERN_PRBS7:
1173 set_dp_phy_pattern_prbs7(enc10);
1174 break;
1175 case DP_TEST_PATTERN_80BIT_CUSTOM:
1176 set_dp_phy_pattern_80bit_custom(
1177 enc10, param->custom_pattern);
1178 break;
1179 case DP_TEST_PATTERN_CP2520_1:
1180 set_dp_phy_pattern_hbr2_compliance_cp2520_2(enc10, 1);
1181 break;
1182 case DP_TEST_PATTERN_CP2520_2:
1183 set_dp_phy_pattern_hbr2_compliance_cp2520_2(enc10, 2);
1184 break;
1185 case DP_TEST_PATTERN_CP2520_3:
1186 set_dp_phy_pattern_hbr2_compliance_cp2520_2(enc10, 3);
1187 break;
1188 case DP_TEST_PATTERN_VIDEO_MODE: {
1189 set_dp_phy_pattern_passthrough_mode(
1190 enc10, param->dp_panel_mode);
1191 break;
1192 }
1193
1194 default:
1195 /* invalid phy pattern */
1196 ASSERT_CRITICAL(false)do { if (({ int __ret = !!(!(0)); if (__ret) printf("WARNING %s failed at %s:%d\n"
, "!(0)", "/usr/src/sys/dev/pci/drm/amd/display/dc/dcn10/dcn10_link_encoder.c"
, 1196); __builtin_expect(!!(__ret), 0); })) do {} while (0);
} while (0);
1197 break;
1198 }
1199}
1200
1201static void fill_stream_allocation_row_info(
1202 const struct link_mst_stream_allocation *stream_allocation,
1203 uint32_t *src,
1204 uint32_t *slots)
1205{
1206 const struct stream_encoder *stream_enc = stream_allocation->stream_enc;
1207
1208 if (stream_enc) {
1209 *src = stream_enc->id;
1210 *slots = stream_allocation->slot_count;
1211 } else {
1212 *src = 0;
1213 *slots = 0;
1214 }
1215}
1216
1217/* programs DP MST VC payload allocation */
1218void dcn10_link_encoder_update_mst_stream_allocation_table(
1219 struct link_encoder *enc,
1220 const struct link_mst_stream_allocation_table *table)
1221{
1222 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
1223 uint32_t value0 = 0;
1224 uint32_t value1 = 0;
1225 uint32_t value2 = 0;
1226 uint32_t slots = 0;
1227 uint32_t src = 0;
1228 uint32_t retries = 0;
1229
1230 /* For CZ, there are only 3 pipes. So Virtual channel is up 3.*/
1231
1232 /* --- Set MSE Stream Attribute -
1233 * Setup VC Payload Table on Tx Side,
1234 * Issue allocation change trigger
1235 * to commit payload on both tx and rx side
1236 */
1237
1238 /* we should clean-up table each time */
1239
1240 if (table->stream_count >= 1) {
1241 fill_stream_allocation_row_info(
1242 &table->stream_allocations[0],
1243 &src,
1244 &slots);
1245 } else {
1246 src = 0;
1247 slots = 0;
1248 }
1249
1250 REG_UPDATE_2(DP_MSE_SAT0,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT0), 2, enc10->link_shift->DP_MSE_SAT_SRC0
, enc10->link_mask->DP_MSE_SAT_SRC0, src, enc10->link_shift
->DP_MSE_SAT_SLOT_COUNT0, enc10->link_mask->DP_MSE_SAT_SLOT_COUNT0
, slots)
1251 DP_MSE_SAT_SRC0, src,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT0), 2, enc10->link_shift->DP_MSE_SAT_SRC0
, enc10->link_mask->DP_MSE_SAT_SRC0, src, enc10->link_shift
->DP_MSE_SAT_SLOT_COUNT0, enc10->link_mask->DP_MSE_SAT_SLOT_COUNT0
, slots)
1252 DP_MSE_SAT_SLOT_COUNT0, slots)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT0), 2, enc10->link_shift->DP_MSE_SAT_SRC0
, enc10->link_mask->DP_MSE_SAT_SRC0, src, enc10->link_shift
->DP_MSE_SAT_SLOT_COUNT0, enc10->link_mask->DP_MSE_SAT_SLOT_COUNT0
, slots);
1253
1254 if (table->stream_count >= 2) {
1255 fill_stream_allocation_row_info(
1256 &table->stream_allocations[1],
1257 &src,
1258 &slots);
1259 } else {
1260 src = 0;
1261 slots = 0;
1262 }
1263
1264 REG_UPDATE_2(DP_MSE_SAT0,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT0), 2, enc10->link_shift->DP_MSE_SAT_SRC1
, enc10->link_mask->DP_MSE_SAT_SRC1, src, enc10->link_shift
->DP_MSE_SAT_SLOT_COUNT1, enc10->link_mask->DP_MSE_SAT_SLOT_COUNT1
, slots)
1265 DP_MSE_SAT_SRC1, src,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT0), 2, enc10->link_shift->DP_MSE_SAT_SRC1
, enc10->link_mask->DP_MSE_SAT_SRC1, src, enc10->link_shift
->DP_MSE_SAT_SLOT_COUNT1, enc10->link_mask->DP_MSE_SAT_SLOT_COUNT1
, slots)
1266 DP_MSE_SAT_SLOT_COUNT1, slots)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT0), 2, enc10->link_shift->DP_MSE_SAT_SRC1
, enc10->link_mask->DP_MSE_SAT_SRC1, src, enc10->link_shift
->DP_MSE_SAT_SLOT_COUNT1, enc10->link_mask->DP_MSE_SAT_SLOT_COUNT1
, slots);
1267
1268 if (table->stream_count >= 3) {
1269 fill_stream_allocation_row_info(
1270 &table->stream_allocations[2],
1271 &src,
1272 &slots);
1273 } else {
1274 src = 0;
1275 slots = 0;
1276 }
1277
1278 REG_UPDATE_2(DP_MSE_SAT1,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT1), 2, enc10->link_shift->DP_MSE_SAT_SRC2
, enc10->link_mask->DP_MSE_SAT_SRC2, src, enc10->link_shift
->DP_MSE_SAT_SLOT_COUNT2, enc10->link_mask->DP_MSE_SAT_SLOT_COUNT2
, slots)
1279 DP_MSE_SAT_SRC2, src,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT1), 2, enc10->link_shift->DP_MSE_SAT_SRC2
, enc10->link_mask->DP_MSE_SAT_SRC2, src, enc10->link_shift
->DP_MSE_SAT_SLOT_COUNT2, enc10->link_mask->DP_MSE_SAT_SLOT_COUNT2
, slots)
1280 DP_MSE_SAT_SLOT_COUNT2, slots)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT1), 2, enc10->link_shift->DP_MSE_SAT_SRC2
, enc10->link_mask->DP_MSE_SAT_SRC2, src, enc10->link_shift
->DP_MSE_SAT_SLOT_COUNT2, enc10->link_mask->DP_MSE_SAT_SLOT_COUNT2
, slots);
1281
1282 if (table->stream_count >= 4) {
1283 fill_stream_allocation_row_info(
1284 &table->stream_allocations[3],
1285 &src,
1286 &slots);
1287 } else {
1288 src = 0;
1289 slots = 0;
1290 }
1291
1292 REG_UPDATE_2(DP_MSE_SAT1,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT1), 2, enc10->link_shift->DP_MSE_SAT_SRC3
, enc10->link_mask->DP_MSE_SAT_SRC3, src, enc10->link_shift
->DP_MSE_SAT_SLOT_COUNT3, enc10->link_mask->DP_MSE_SAT_SLOT_COUNT3
, slots)
1293 DP_MSE_SAT_SRC3, src,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT1), 2, enc10->link_shift->DP_MSE_SAT_SRC3
, enc10->link_mask->DP_MSE_SAT_SRC3, src, enc10->link_shift
->DP_MSE_SAT_SLOT_COUNT3, enc10->link_mask->DP_MSE_SAT_SLOT_COUNT3
, slots)
1294 DP_MSE_SAT_SLOT_COUNT3, slots)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT1), 2, enc10->link_shift->DP_MSE_SAT_SRC3
, enc10->link_mask->DP_MSE_SAT_SRC3, src, enc10->link_shift
->DP_MSE_SAT_SLOT_COUNT3, enc10->link_mask->DP_MSE_SAT_SLOT_COUNT3
, slots);
1295
1296 /* --- wait for transaction finish */
1297
1298 /* send allocation change trigger (ACT) ?
1299 * this step first sends the ACT,
1300 * then double buffers the SAT into the hardware
1301 * making the new allocation active on the DP MST mode link
1302 */
1303
1304 /* DP_MSE_SAT_UPDATE:
1305 * 0 - No Action
1306 * 1 - Update SAT with trigger
1307 * 2 - Update SAT without trigger
1308 */
1309 REG_UPDATE(DP_MSE_SAT_UPDATE,generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT_UPDATE), 1, enc10->link_shift->DP_MSE_SAT_UPDATE
, enc10->link_mask->DP_MSE_SAT_UPDATE, 1)
1310 DP_MSE_SAT_UPDATE, 1)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DP_MSE_SAT_UPDATE), 1, enc10->link_shift->DP_MSE_SAT_UPDATE
, enc10->link_mask->DP_MSE_SAT_UPDATE, 1);
1311
1312 /* wait for update to complete
1313 * (i.e. DP_MSE_SAT_UPDATE field is reset to 0)
1314 * then wait for the transmission
1315 * of at least 16 MTP headers on immediate local link.
1316 * i.e. DP_MSE_16_MTP_KEEPOUT field (read only) is reset to 0
1317 * a value of 1 indicates that DP MST mode
1318 * is in the 16 MTP keepout region after a VC has been added.
1319 * MST stream bandwidth (VC rate) can be configured
1320 * after this bit is cleared
1321 */
1322 do {
1323 udelay(10);
1324
1325 value0 = REG_READ(DP_MSE_SAT_UPDATE)dm_read_reg_func(enc10->base.ctx, (enc10->link_regs->
DP_MSE_SAT_UPDATE), __func__);
Value stored to 'value0' is never read
1326
1327 REG_GET(DP_MSE_SAT_UPDATE,generic_reg_get(enc10->base.ctx, (enc10->link_regs->
DP_MSE_SAT_UPDATE), enc10->link_shift->DP_MSE_SAT_UPDATE
, enc10->link_mask->DP_MSE_SAT_UPDATE, &value1)
1328 DP_MSE_SAT_UPDATE, &value1)generic_reg_get(enc10->base.ctx, (enc10->link_regs->
DP_MSE_SAT_UPDATE), enc10->link_shift->DP_MSE_SAT_UPDATE
, enc10->link_mask->DP_MSE_SAT_UPDATE, &value1);
1329
1330 REG_GET(DP_MSE_SAT_UPDATE,generic_reg_get(enc10->base.ctx, (enc10->link_regs->
DP_MSE_SAT_UPDATE), enc10->link_shift->DP_MSE_16_MTP_KEEPOUT
, enc10->link_mask->DP_MSE_16_MTP_KEEPOUT, &value2)
1331 DP_MSE_16_MTP_KEEPOUT, &value2)generic_reg_get(enc10->base.ctx, (enc10->link_regs->
DP_MSE_SAT_UPDATE), enc10->link_shift->DP_MSE_16_MTP_KEEPOUT
, enc10->link_mask->DP_MSE_16_MTP_KEEPOUT, &value2);
1332
1333 /* bit field DP_MSE_SAT_UPDATE is set to 1 already */
1334 if (!value1 && !value2)
1335 break;
1336 ++retries;
1337 } while (retries < DP_MST_UPDATE_MAX_RETRY);
1338}
1339
1340void dcn10_link_encoder_connect_dig_be_to_fe(
1341 struct link_encoder *enc,
1342 enum engine_id engine,
1343 bool_Bool connect)
1344{
1345 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
1346 uint32_t field;
1347
1348 if (engine != ENGINE_ID_UNKNOWN) {
1349
1350 REG_GET(DIG_BE_CNTL, DIG_FE_SOURCE_SELECT, &field)generic_reg_get(enc10->base.ctx, (enc10->link_regs->
DIG_BE_CNTL), enc10->link_shift->DIG_FE_SOURCE_SELECT, enc10
->link_mask->DIG_FE_SOURCE_SELECT, &field);
1351
1352 if (connect)
1353 field |= get_frontend_source(engine);
1354 else
1355 field &= ~get_frontend_source(engine);
1356
1357 REG_UPDATE(DIG_BE_CNTL, DIG_FE_SOURCE_SELECT, field)generic_reg_update_ex(enc10->base.ctx, (enc10->link_regs
->DIG_BE_CNTL), 1, enc10->link_shift->DIG_FE_SOURCE_SELECT
, enc10->link_mask->DIG_FE_SOURCE_SELECT, field);
1358 }
1359}
1360
1361
1362#define HPD_REG(reg)(enc10->hpd_regs->reg)\
1363 (enc10->hpd_regs->reg)
1364
1365#define HPD_REG_READ(reg_name)dm_read_reg_func(enc10->base.ctx, (enc10->hpd_regs->
reg_name), __func__) \
1366 dm_read_reg(CTX, HPD_REG(reg_name))dm_read_reg_func(enc10->base.ctx, (enc10->hpd_regs->
reg_name), __func__)
1367
1368#define HPD_REG_UPDATE_N(reg_name, n, ...)generic_reg_update_ex(enc10->base.ctx, (enc10->hpd_regs
->reg_name), n, ...) \
1369 generic_reg_update_ex(CTXenc10->base.ctx, \
1370 HPD_REG(reg_name)(enc10->hpd_regs->reg_name), \
1371 n, __VA_ARGS__)
1372
1373#define HPD_REG_UPDATE(reg_name, field, val)generic_reg_update_ex(enc10->base.ctx, (enc10->hpd_regs
->reg_name), 1, enc10->link_shift->field, enc10->
link_mask->field, val) \
1374 HPD_REG_UPDATE_N(reg_name, 1, \generic_reg_update_ex(enc10->base.ctx, (enc10->hpd_regs
->reg_name), 1, enc10->link_shift->field, enc10->
link_mask->field, val)
1375 FN(reg_name, field), val)generic_reg_update_ex(enc10->base.ctx, (enc10->hpd_regs
->reg_name), 1, enc10->link_shift->field, enc10->
link_mask->field, val)
1376
1377void dcn10_link_encoder_enable_hpd(struct link_encoder *enc)
1378{
1379 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
1380
1381 HPD_REG_UPDATE(DC_HPD_CONTROL,generic_reg_update_ex(enc10->base.ctx, (enc10->hpd_regs
->DC_HPD_CONTROL), 1, enc10->link_shift->DC_HPD_EN, enc10
->link_mask->DC_HPD_EN, 1)
1382 DC_HPD_EN, 1)generic_reg_update_ex(enc10->base.ctx, (enc10->hpd_regs
->DC_HPD_CONTROL), 1, enc10->link_shift->DC_HPD_EN, enc10
->link_mask->DC_HPD_EN, 1);
1383}
1384
1385void dcn10_link_encoder_disable_hpd(struct link_encoder *enc)
1386{
1387 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
1388
1389 HPD_REG_UPDATE(DC_HPD_CONTROL,generic_reg_update_ex(enc10->base.ctx, (enc10->hpd_regs
->DC_HPD_CONTROL), 1, enc10->link_shift->DC_HPD_EN, enc10
->link_mask->DC_HPD_EN, 0)
1390 DC_HPD_EN, 0)generic_reg_update_ex(enc10->base.ctx, (enc10->hpd_regs
->DC_HPD_CONTROL), 1, enc10->link_shift->DC_HPD_EN, enc10
->link_mask->DC_HPD_EN, 0);
1391}
1392
1393#define AUX_REG(reg)(enc10->aux_regs->reg)\
1394 (enc10->aux_regs->reg)
1395
1396#define AUX_REG_READ(reg_name)dm_read_reg_func(enc10->base.ctx, (enc10->aux_regs->
reg_name), __func__) \
1397 dm_read_reg(CTX, AUX_REG(reg_name))dm_read_reg_func(enc10->base.ctx, (enc10->aux_regs->
reg_name), __func__)
1398
1399#define AUX_REG_UPDATE_N(reg_name, n, ...)generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->reg_name), n, ...) \
1400 generic_reg_update_ex(CTXenc10->base.ctx, \
1401 AUX_REG(reg_name)(enc10->aux_regs->reg_name), \
1402 n, __VA_ARGS__)
1403
1404#define AUX_REG_UPDATE(reg_name, field, val)generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->reg_name), 1, enc10->link_shift->field, enc10->
link_mask->field, val) \
1405 AUX_REG_UPDATE_N(reg_name, 1, \generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->reg_name), 1, enc10->link_shift->field, enc10->
link_mask->field, val)
1406 FN(reg_name, field), val)generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->reg_name), 1, enc10->link_shift->field, enc10->
link_mask->field, val)
1407
1408#define AUX_REG_UPDATE_2(reg, f1, v1, f2, v2)generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->reg), 2, enc10->link_shift->f1, enc10->link_mask
->f1, v1, enc10->link_shift->f2, enc10->link_mask
->f2, v2) \
1409 AUX_REG_UPDATE_N(reg, 2,\generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->reg), 2, enc10->link_shift->f1, enc10->link_mask
->f1, v1, enc10->link_shift->f2, enc10->link_mask
->f2, v2)
1410 FN(reg, f1), v1,\generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->reg), 2, enc10->link_shift->f1, enc10->link_mask
->f1, v1, enc10->link_shift->f2, enc10->link_mask
->f2, v2)
1411 FN(reg, f2), v2)generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->reg), 2, enc10->link_shift->f1, enc10->link_mask
->f1, v1, enc10->link_shift->f2, enc10->link_mask
->f2, v2)
1412
1413void dcn10_aux_initialize(struct dcn10_link_encoder *enc10)
1414{
1415 enum hpd_source_id hpd_source = enc10->base.hpd_source;
1416
1417 AUX_REG_UPDATE_2(AUX_CONTROL,generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->AUX_CONTROL), 2, enc10->link_shift->AUX_HPD_SEL, enc10
->link_mask->AUX_HPD_SEL, hpd_source, enc10->link_shift
->AUX_LS_READ_EN, enc10->link_mask->AUX_LS_READ_EN, 0
)
1418 AUX_HPD_SEL, hpd_source,generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->AUX_CONTROL), 2, enc10->link_shift->AUX_HPD_SEL, enc10
->link_mask->AUX_HPD_SEL, hpd_source, enc10->link_shift
->AUX_LS_READ_EN, enc10->link_mask->AUX_LS_READ_EN, 0
)
1419 AUX_LS_READ_EN, 0)generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->AUX_CONTROL), 2, enc10->link_shift->AUX_HPD_SEL, enc10
->link_mask->AUX_HPD_SEL, hpd_source, enc10->link_shift
->AUX_LS_READ_EN, enc10->link_mask->AUX_LS_READ_EN, 0
);
1420
1421 /* 1/4 window (the maximum allowed) */
1422 AUX_REG_UPDATE(AUX_DPHY_RX_CONTROL0,generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->AUX_DPHY_RX_CONTROL0), 1, enc10->link_shift->AUX_RX_RECEIVE_WINDOW
, enc10->link_mask->AUX_RX_RECEIVE_WINDOW, 0)
1423 AUX_RX_RECEIVE_WINDOW, 0)generic_reg_update_ex(enc10->base.ctx, (enc10->aux_regs
->AUX_DPHY_RX_CONTROL0), 1, enc10->link_shift->AUX_RX_RECEIVE_WINDOW
, enc10->link_mask->AUX_RX_RECEIVE_WINDOW, 0);
1424}
1425
1426enum amd_signal_type dcn10_get_dig_mode(
1427 struct link_encoder *enc)
1428{
1429 struct dcn10_link_encoder *enc10 = TO_DCN10_LINK_ENC(enc)({ const __typeof( ((struct dcn10_link_encoder *)0)->base )
*__mptr = (enc); (struct dcn10_link_encoder *)( (char *)__mptr
- __builtin_offsetof(struct dcn10_link_encoder, base) );});
1430 uint32_t value;
1431 REG_GET(DIG_BE_CNTL, DIG_MODE, &value)generic_reg_get(enc10->base.ctx, (enc10->link_regs->
DIG_BE_CNTL), enc10->link_shift->DIG_MODE, enc10->link_mask
->DIG_MODE, &value);
1432 switch (value) {
1433 case 1:
1434 return SIGNAL_TYPE_DISPLAY_PORT;
1435 case 2:
1436 return SIGNAL_TYPE_DVI_SINGLE_LINK;
1437 case 3:
1438 return SIGNAL_TYPE_HDMI_TYPE_A;
1439 case 5:
1440 return SIGNAL_TYPE_DISPLAY_PORT_MST;
1441 default:
1442 return SIGNAL_TYPE_NONE;
1443 }
1444 return SIGNAL_TYPE_NONE;
1445}
1446
1447void dcn10_link_encoder_get_max_link_cap(struct link_encoder *enc,
1448 struct dc_link_settings *link_settings)
1449{
1450 /* Set Default link settings */
1451 struct dc_link_settings max_link_cap = {LANE_COUNT_FOUR, LINK_RATE_HIGH,
1452 LINK_SPREAD_05_DOWNSPREAD_30KHZ, false0, 0};
1453
1454 /* Higher link settings based on feature supported */
1455 if (enc->features.flags.bits.IS_HBR2_CAPABLE)
1456 max_link_cap.link_rate = LINK_RATE_HIGH2;
1457
1458 if (enc->features.flags.bits.IS_HBR3_CAPABLE)
1459 max_link_cap.link_rate = LINK_RATE_HIGH3;
1460
1461 if (enc->features.flags.bits.IS_UHBR10_CAPABLE)
1462 max_link_cap.link_rate = LINK_RATE_UHBR10;
1463
1464 if (enc->features.flags.bits.IS_UHBR13_5_CAPABLE)
1465 max_link_cap.link_rate = LINK_RATE_UHBR13_5;
1466
1467 if (enc->features.flags.bits.IS_UHBR20_CAPABLE)
1468 max_link_cap.link_rate = LINK_RATE_UHBR20;
1469
1470 *link_settings = max_link_cap;
1471}