| File: | dev/pci/drm/amd/pm/powerplay/smumgr/polaris10_smumgr.c |
| Warning: | line 1868, column 3 Value stored to 'result' is never read |
Press '?' to see keyboard shortcuts
Keyboard shortcuts:
| 1 | /* |
| 2 | * Copyright 2015 Advanced Micro Devices, Inc. |
| 3 | * |
| 4 | * Permission is hereby granted, free of charge, to any person obtaining a |
| 5 | * copy of this software and associated documentation files (the "Software"), |
| 6 | * to deal in the Software without restriction, including without limitation |
| 7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| 8 | * and/or sell copies of the Software, and to permit persons to whom the |
| 9 | * Software is furnished to do so, subject to the following conditions: |
| 10 | * |
| 11 | * The above copyright notice and this permission notice shall be included in |
| 12 | * all copies or substantial portions of the Software. |
| 13 | * |
| 14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| 15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| 16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
| 17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
| 18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| 19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| 20 | * OTHER DEALINGS IN THE SOFTWARE. |
| 21 | * |
| 22 | */ |
| 23 | |
| 24 | #include <linux/pci.h> |
| 25 | |
| 26 | #include "pp_debug.h" |
| 27 | #include "smumgr.h" |
| 28 | #include "smu74.h" |
| 29 | #include "smu_ucode_xfer_vi.h" |
| 30 | #include "polaris10_smumgr.h" |
| 31 | #include "smu74_discrete.h" |
| 32 | #include "smu/smu_7_1_3_d.h" |
| 33 | #include "smu/smu_7_1_3_sh_mask.h" |
| 34 | #include "gmc/gmc_8_1_d.h" |
| 35 | #include "gmc/gmc_8_1_sh_mask.h" |
| 36 | #include "oss/oss_3_0_d.h" |
| 37 | #include "gca/gfx_8_0_d.h" |
| 38 | #include "bif/bif_5_0_d.h" |
| 39 | #include "bif/bif_5_0_sh_mask.h" |
| 40 | #include "ppatomctrl.h" |
| 41 | #include "cgs_common.h" |
| 42 | #include "smu7_ppsmc.h" |
| 43 | #include "smu7_smumgr.h" |
| 44 | |
| 45 | #include "smu7_dyn_defaults.h" |
| 46 | |
| 47 | #include "smu7_hwmgr.h" |
| 48 | #include "hardwaremanager.h" |
| 49 | #include "atombios.h" |
| 50 | #include "pppcielanes.h" |
| 51 | |
| 52 | #include "dce/dce_10_0_d.h" |
| 53 | #include "dce/dce_10_0_sh_mask.h" |
| 54 | |
| 55 | #define POLARIS10_SMC_SIZE0x20000 0x20000 |
| 56 | #define POWERTUNE_DEFAULT_SET_MAX1 1 |
| 57 | #define VDDC_VDDCI_DELTA200 200 |
| 58 | #define MC_CG_ARB_FREQ_F10x0b 0x0b |
| 59 | |
| 60 | static const struct polaris10_pt_defaults polaris10_power_tune_data_set_array[POWERTUNE_DEFAULT_SET_MAX1] = { |
| 61 | /* sviLoadLIneEn, SviLoadLineVddC, TDC_VDDC_ThrottleReleaseLimitPerc, TDC_MAWt, |
| 62 | * TdcWaterfallCtl, DTEAmbientTempBase, DisplayCac, BAPM_TEMP_GRADIENT */ |
| 63 | { 1, 0xF, 0xFD, 0x19, 5, 45, 0, 0xB0000, |
| 64 | { 0x79, 0x253, 0x25D, 0xAE, 0x72, 0x80, 0x83, 0x86, 0x6F, 0xC8, 0xC9, 0xC9, 0x2F, 0x4D, 0x61}, |
| 65 | { 0x17C, 0x172, 0x180, 0x1BC, 0x1B3, 0x1BD, 0x206, 0x200, 0x203, 0x25D, 0x25A, 0x255, 0x2C3, 0x2C5, 0x2B4 } }, |
| 66 | }; |
| 67 | |
| 68 | static const sclkFcwRange_t Range_Table[NUM_SCLK_RANGE8] = { |
| 69 | {VCO_2_43, POSTDIV_DIV_BY_164, 75, 160, 112}, |
| 70 | {VCO_3_61, POSTDIV_DIV_BY_164, 112, 224, 160}, |
| 71 | {VCO_2_43, POSTDIV_DIV_BY_83, 75, 160, 112}, |
| 72 | {VCO_3_61, POSTDIV_DIV_BY_83, 112, 224, 160}, |
| 73 | {VCO_2_43, POSTDIV_DIV_BY_42, 75, 160, 112}, |
| 74 | {VCO_3_61, POSTDIV_DIV_BY_42, 112, 216, 160}, |
| 75 | {VCO_2_43, POSTDIV_DIV_BY_21, 75, 160, 108}, |
| 76 | {VCO_3_61, POSTDIV_DIV_BY_21, 112, 216, 160} }; |
| 77 | |
| 78 | #define PPPOLARIS10_TARGETACTIVITY_DFLT50 50 |
| 79 | |
| 80 | static const SMU74_Discrete_GraphicsLevel avfs_graphics_level_polaris10[8] = { |
| 81 | /* Min pcie DeepSleep Activity CgSpll CgSpll CcPwr CcPwr Sclk Enabled Enabled Voltage Power */ |
| 82 | /* Voltage, DpmLevel, DivId, Level, FuncCntl3, FuncCntl4, DynRm, DynRm1 Did, Padding,ForActivity, ForThrottle, UpHyst, DownHyst, DownHyst, Throttle */ |
| 83 | { 0x100ea446, 0x00, 0x03, 0x3200, 0, 0, 0, 0, 0, 0, 0x01, 0x01, 0x0a, 0x00, 0x00, 0x00, { 0x30750000, 0x3000, 0, 0x2600, 0, 0, 0x0004, 0x8f02, 0xffff, 0x2f00, 0x300e, 0x2700 } }, |
| 84 | { 0x400ea446, 0x01, 0x04, 0x3200, 0, 0, 0, 0, 0, 0, 0x01, 0x01, 0x0a, 0x00, 0x00, 0x00, { 0x409c0000, 0x2000, 0, 0x1e00, 1, 1, 0x0004, 0x8300, 0xffff, 0x1f00, 0xcb5e, 0x1a00 } }, |
| 85 | { 0x740ea446, 0x01, 0x00, 0x3200, 0, 0, 0, 0, 0, 0, 0x01, 0x01, 0x0a, 0x00, 0x00, 0x00, { 0x50c30000, 0x2800, 0, 0x2000, 1, 1, 0x0004, 0x0c02, 0xffff, 0x2700, 0x6433, 0x2100 } }, |
| 86 | { 0xa40ea446, 0x01, 0x00, 0x3200, 0, 0, 0, 0, 0, 0, 0x01, 0x01, 0x0a, 0x00, 0x00, 0x00, { 0x60ea0000, 0x3000, 0, 0x2600, 1, 1, 0x0004, 0x8f02, 0xffff, 0x2f00, 0x300e, 0x2700 } }, |
| 87 | { 0xd80ea446, 0x01, 0x00, 0x3200, 0, 0, 0, 0, 0, 0, 0x01, 0x01, 0x0a, 0x00, 0x00, 0x00, { 0x70110100, 0x3800, 0, 0x2c00, 1, 1, 0x0004, 0x1203, 0xffff, 0x3600, 0xc9e2, 0x2e00 } }, |
| 88 | { 0x3c0fa446, 0x01, 0x00, 0x3200, 0, 0, 0, 0, 0, 0, 0x01, 0x01, 0x0a, 0x00, 0x00, 0x00, { 0x80380100, 0x2000, 0, 0x1e00, 2, 1, 0x0004, 0x8300, 0xffff, 0x1f00, 0xcb5e, 0x1a00 } }, |
| 89 | { 0x6c0fa446, 0x01, 0x00, 0x3200, 0, 0, 0, 0, 0, 0, 0x01, 0x01, 0x0a, 0x00, 0x00, 0x00, { 0x905f0100, 0x2400, 0, 0x1e00, 2, 1, 0x0004, 0x8901, 0xffff, 0x2300, 0x314c, 0x1d00 } }, |
| 90 | { 0xa00fa446, 0x01, 0x00, 0x3200, 0, 0, 0, 0, 0, 0, 0x01, 0x01, 0x0a, 0x00, 0x00, 0x00, { 0xa0860100, 0x2800, 0, 0x2000, 2, 1, 0x0004, 0x0c02, 0xffff, 0x2700, 0x6433, 0x2100 } } |
| 91 | }; |
| 92 | |
| 93 | static const SMU74_Discrete_MemoryLevel avfs_memory_level_polaris10 = { |
| 94 | 0x100ea446, 0, 0x30750000, 0x01, 0x01, 0x01, 0x00, 0x00, 0x64, 0x00, 0x00, 0x1f00, 0x00, 0x00}; |
| 95 | |
| 96 | static int polaris10_perform_btc(struct pp_hwmgr *hwmgr) |
| 97 | { |
| 98 | int result = 0; |
| 99 | struct smu7_smumgr *smu_data = (struct smu7_smumgr *)(hwmgr->smu_backend); |
| 100 | |
| 101 | if (0 != smu_data->avfs_btc_param) { |
| 102 | if (0 != smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_PerformBtc((uint16_t) 0x26C), smu_data->avfs_btc_param, |
| 103 | NULL((void *)0))) { |
| 104 | pr_info("[AVFS][SmuPolaris10_PerformBtc] PerformBTC SMU msg failed")do { } while(0); |
| 105 | result = -1; |
| 106 | } |
| 107 | } |
| 108 | if (smu_data->avfs_btc_param > 1) { |
| 109 | /* Soft-Reset to reset the engine before loading uCode */ |
| 110 | /* halt */ |
| 111 | cgs_write_register(hwmgr->device, mmCP_MEC_CNTL, 0x50000000)(((struct cgs_device *)hwmgr->device)->ops->write_register (hwmgr->device,0x208d,0x50000000)); |
| 112 | /* reset everything */ |
| 113 | cgs_write_register(hwmgr->device, mmGRBM_SOFT_RESET, 0xffffffff)(((struct cgs_device *)hwmgr->device)->ops->write_register (hwmgr->device,0x2008,0xffffffff)); |
| 114 | cgs_write_register(hwmgr->device, mmGRBM_SOFT_RESET, 0)(((struct cgs_device *)hwmgr->device)->ops->write_register (hwmgr->device,0x2008,0)); |
| 115 | } |
| 116 | return result; |
| 117 | } |
| 118 | |
| 119 | |
| 120 | static int polaris10_setup_graphics_level_structure(struct pp_hwmgr *hwmgr) |
| 121 | { |
| 122 | uint32_t vr_config; |
| 123 | uint32_t dpm_table_start; |
| 124 | |
| 125 | uint16_t u16_boot_mvdd; |
| 126 | uint32_t graphics_level_address, vr_config_address, graphics_level_size; |
| 127 | |
| 128 | graphics_level_size = sizeof(avfs_graphics_level_polaris10); |
| 129 | u16_boot_mvdd = PP_HOST_TO_SMC_US(1300 * VOLTAGE_SCALE)(__uint16_t)(__builtin_constant_p(1300 * 4) ? (__uint16_t)((( __uint16_t)(1300 * 4) & 0xffU) << 8 | ((__uint16_t) (1300 * 4) & 0xff00U) >> 8) : __swap16md(1300 * 4)); |
| 130 | |
| 131 | PP_ASSERT_WITH_CODE(0 == smu7_read_smc_sram_dword(hwmgr,do { if (!(0 == smu7_read_smc_sram_dword(hwmgr, 0x20000 + __builtin_offsetof (SMU74_Firmware_Header, DpmTable), &dpm_table_start, 0x40000 ))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] SMU could not communicate starting address of DPM table" ); return -1; } } while (0) |
| 132 | SMU7_FIRMWARE_HEADER_LOCATION + offsetof(SMU74_Firmware_Header, DpmTable),do { if (!(0 == smu7_read_smc_sram_dword(hwmgr, 0x20000 + __builtin_offsetof (SMU74_Firmware_Header, DpmTable), &dpm_table_start, 0x40000 ))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] SMU could not communicate starting address of DPM table" ); return -1; } } while (0) |
| 133 | &dpm_table_start, 0x40000),do { if (!(0 == smu7_read_smc_sram_dword(hwmgr, 0x20000 + __builtin_offsetof (SMU74_Firmware_Header, DpmTable), &dpm_table_start, 0x40000 ))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] SMU could not communicate starting address of DPM table" ); return -1; } } while (0) |
| 134 | "[AVFS][Polaris10_SetupGfxLvlStruct] SMU could not communicate starting address of DPM table",do { if (!(0 == smu7_read_smc_sram_dword(hwmgr, 0x20000 + __builtin_offsetof (SMU74_Firmware_Header, DpmTable), &dpm_table_start, 0x40000 ))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] SMU could not communicate starting address of DPM table" ); return -1; } } while (0) |
| 135 | return -1)do { if (!(0 == smu7_read_smc_sram_dword(hwmgr, 0x20000 + __builtin_offsetof (SMU74_Firmware_Header, DpmTable), &dpm_table_start, 0x40000 ))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] SMU could not communicate starting address of DPM table" ); return -1; } } while (0); |
| 136 | |
| 137 | /* Default value for VRConfig = VR_MERGED_WITH_VDDC + VR_STATIC_VOLTAGE(VDDCI) */ |
| 138 | vr_config = 0x01000500; /* Real value:0x50001 */ |
| 139 | |
| 140 | vr_config_address = dpm_table_start + offsetof(SMU74_Discrete_DpmTable, VRConfig)__builtin_offsetof(SMU74_Discrete_DpmTable, VRConfig); |
| 141 | |
| 142 | PP_ASSERT_WITH_CODE(0 == smu7_copy_bytes_to_smc(hwmgr, vr_config_address,do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, vr_config_address , (uint8_t *)&vr_config, sizeof(uint32_t), 0x40000))) { printk ("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Problems copying VRConfig value over to SMC" ); return -1; } } while (0) |
| 143 | (uint8_t *)&vr_config, sizeof(uint32_t), 0x40000),do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, vr_config_address , (uint8_t *)&vr_config, sizeof(uint32_t), 0x40000))) { printk ("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Problems copying VRConfig value over to SMC" ); return -1; } } while (0) |
| 144 | "[AVFS][Polaris10_SetupGfxLvlStruct] Problems copying VRConfig value over to SMC",do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, vr_config_address , (uint8_t *)&vr_config, sizeof(uint32_t), 0x40000))) { printk ("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Problems copying VRConfig value over to SMC" ); return -1; } } while (0) |
| 145 | return -1)do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, vr_config_address , (uint8_t *)&vr_config, sizeof(uint32_t), 0x40000))) { printk ("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Problems copying VRConfig value over to SMC" ); return -1; } } while (0); |
| 146 | |
| 147 | graphics_level_address = dpm_table_start + offsetof(SMU74_Discrete_DpmTable, GraphicsLevel)__builtin_offsetof(SMU74_Discrete_DpmTable, GraphicsLevel); |
| 148 | |
| 149 | PP_ASSERT_WITH_CODE(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address,do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&avfs_graphics_level_polaris10), graphics_level_size , 0x40000))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of SCLK DPM table failed!" ); return -1; } } while (0) |
| 150 | (uint8_t *)(&avfs_graphics_level_polaris10),do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&avfs_graphics_level_polaris10), graphics_level_size , 0x40000))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of SCLK DPM table failed!" ); return -1; } } while (0) |
| 151 | graphics_level_size, 0x40000),do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&avfs_graphics_level_polaris10), graphics_level_size , 0x40000))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of SCLK DPM table failed!" ); return -1; } } while (0) |
| 152 | "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of SCLK DPM table failed!",do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&avfs_graphics_level_polaris10), graphics_level_size , 0x40000))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of SCLK DPM table failed!" ); return -1; } } while (0) |
| 153 | return -1)do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&avfs_graphics_level_polaris10), graphics_level_size , 0x40000))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of SCLK DPM table failed!" ); return -1; } } while (0); |
| 154 | |
| 155 | graphics_level_address = dpm_table_start + offsetof(SMU74_Discrete_DpmTable, MemoryLevel)__builtin_offsetof(SMU74_Discrete_DpmTable, MemoryLevel); |
| 156 | |
| 157 | PP_ASSERT_WITH_CODE(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address,do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&avfs_memory_level_polaris10), sizeof(avfs_memory_level_polaris10 ), 0x40000))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of MCLK DPM table failed!" ); return -1; } } while (0) |
| 158 | (uint8_t *)(&avfs_memory_level_polaris10), sizeof(avfs_memory_level_polaris10), 0x40000),do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&avfs_memory_level_polaris10), sizeof(avfs_memory_level_polaris10 ), 0x40000))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of MCLK DPM table failed!" ); return -1; } } while (0) |
| 159 | "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of MCLK DPM table failed!",do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&avfs_memory_level_polaris10), sizeof(avfs_memory_level_polaris10 ), 0x40000))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of MCLK DPM table failed!" ); return -1; } } while (0) |
| 160 | return -1)do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&avfs_memory_level_polaris10), sizeof(avfs_memory_level_polaris10 ), 0x40000))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of MCLK DPM table failed!" ); return -1; } } while (0); |
| 161 | |
| 162 | /* MVDD Boot value - neccessary for getting rid of the hang that occurs during Mclk DPM enablement */ |
| 163 | |
| 164 | graphics_level_address = dpm_table_start + offsetof(SMU74_Discrete_DpmTable, BootMVdd)__builtin_offsetof(SMU74_Discrete_DpmTable, BootMVdd); |
| 165 | |
| 166 | PP_ASSERT_WITH_CODE(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address,do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&u16_boot_mvdd), sizeof(u16_boot_mvdd), 0x40000 ))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of DPM table failed!" ); return -1; } } while (0) |
| 167 | (uint8_t *)(&u16_boot_mvdd), sizeof(u16_boot_mvdd), 0x40000),do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&u16_boot_mvdd), sizeof(u16_boot_mvdd), 0x40000 ))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of DPM table failed!" ); return -1; } } while (0) |
| 168 | "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of DPM table failed!",do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&u16_boot_mvdd), sizeof(u16_boot_mvdd), 0x40000 ))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of DPM table failed!" ); return -1; } } while (0) |
| 169 | return -1)do { if (!(0 == smu7_copy_bytes_to_smc(hwmgr, graphics_level_address , (uint8_t *)(&u16_boot_mvdd), sizeof(u16_boot_mvdd), 0x40000 ))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_SetupGfxLvlStruct] Copying of DPM table failed!" ); return -1; } } while (0); |
| 170 | |
| 171 | return 0; |
| 172 | } |
| 173 | |
| 174 | |
| 175 | static int polaris10_avfs_event_mgr(struct pp_hwmgr *hwmgr) |
| 176 | { |
| 177 | struct smu7_smumgr *smu_data = (struct smu7_smumgr *)(hwmgr->smu_backend); |
| 178 | |
| 179 | if (!hwmgr->avfs_supported) |
| 180 | return 0; |
| 181 | |
| 182 | PP_ASSERT_WITH_CODE(0 == polaris10_setup_graphics_level_structure(hwmgr),do { if (!(0 == polaris10_setup_graphics_level_structure(hwmgr ))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_AVFSEventMgr] Could not Copy Graphics Level table over to SMU" ); return -22; } } while (0) |
| 183 | "[AVFS][Polaris10_AVFSEventMgr] Could not Copy Graphics Level table over to SMU",do { if (!(0 == polaris10_setup_graphics_level_structure(hwmgr ))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_AVFSEventMgr] Could not Copy Graphics Level table over to SMU" ); return -22; } } while (0) |
| 184 | return -EINVAL)do { if (!(0 == polaris10_setup_graphics_level_structure(hwmgr ))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_AVFSEventMgr] Could not Copy Graphics Level table over to SMU" ); return -22; } } while (0); |
| 185 | |
| 186 | if (smu_data->avfs_btc_param > 1) { |
| 187 | pr_info("[AVFS][Polaris10_AVFSEventMgr] AC BTC has not been successfully verified on Fiji. There may be in this setting.")do { } while(0); |
| 188 | PP_ASSERT_WITH_CODE(0 == smu7_setup_pwr_virus(hwmgr),do { if (!(0 == smu7_setup_pwr_virus(hwmgr))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_AVFSEventMgr] Could not setup Pwr Virus for AVFS " ); return -22; } } while (0) |
| 189 | "[AVFS][Polaris10_AVFSEventMgr] Could not setup Pwr Virus for AVFS ",do { if (!(0 == smu7_setup_pwr_virus(hwmgr))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_AVFSEventMgr] Could not setup Pwr Virus for AVFS " ); return -22; } } while (0) |
| 190 | return -EINVAL)do { if (!(0 == smu7_setup_pwr_virus(hwmgr))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_AVFSEventMgr] Could not setup Pwr Virus for AVFS " ); return -22; } } while (0); |
| 191 | } |
| 192 | |
| 193 | PP_ASSERT_WITH_CODE(0 == polaris10_perform_btc(hwmgr),do { if (!(0 == polaris10_perform_btc(hwmgr))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_AVFSEventMgr] Failure at SmuPolaris10_PerformBTC. AVFS Disabled" ); return -22; } } while (0) |
| 194 | "[AVFS][Polaris10_AVFSEventMgr] Failure at SmuPolaris10_PerformBTC. AVFS Disabled",do { if (!(0 == polaris10_perform_btc(hwmgr))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_AVFSEventMgr] Failure at SmuPolaris10_PerformBTC. AVFS Disabled" ); return -22; } } while (0) |
| 195 | return -EINVAL)do { if (!(0 == polaris10_perform_btc(hwmgr))) { printk("\0014" "amdgpu: " "%s\n", "[AVFS][Polaris10_AVFSEventMgr] Failure at SmuPolaris10_PerformBTC. AVFS Disabled" ); return -22; } } while (0); |
| 196 | |
| 197 | return 0; |
| 198 | } |
| 199 | |
| 200 | static int polaris10_start_smu_in_protection_mode(struct pp_hwmgr *hwmgr) |
| 201 | { |
| 202 | int result = 0; |
| 203 | |
| 204 | /* Wait for smc boot up */ |
| 205 | /* PHM_WAIT_VFPF_INDIRECT_FIELD_UNEQUAL(smumgr, SMC_IND, RCU_UC_EVENTS, boot_seq_done, 0) */ |
| 206 | |
| 207 | /* Assert reset */ |
| 208 | PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((1) << 0x0))))) |
| 209 | SMC_SYSCON_RESET_CNTL, rst_reg, 1)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((1) << 0x0))))); |
| 210 | |
| 211 | result = smu7_upload_smu_firmware_image(hwmgr); |
| 212 | if (result != 0) |
| 213 | return result; |
| 214 | |
| 215 | /* Clear status */ |
| 216 | cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixSMU_STATUS, 0)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xe0003088,0)); |
| 217 | |
| 218 | PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000004,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000004))) & ~0x1) | (0x1 & ((0) << 0x0))))) |
| 219 | SMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000004,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000004))) & ~0x1) | (0x1 & ((0) << 0x0))))); |
| 220 | |
| 221 | /* De-assert reset */ |
| 222 | PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((0) << 0x0))))) |
| 223 | SMC_SYSCON_RESET_CNTL, rst_reg, 0)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((0) << 0x0))))); |
| 224 | |
| 225 | |
| 226 | PHM_WAIT_VFPF_INDIRECT_FIELD(hwmgr, SMC_IND, RCU_UC_EVENTS, INTERRUPTS_ENABLED, 1)phm_wait_on_indirect_register(hwmgr, 0x1AC, 0xc0000004, (1) << 0x10, 0x10000); |
| 227 | |
| 228 | |
| 229 | /* Call Test SMU message with 0x20000 offset to trigger SMU start */ |
| 230 | smu7_send_msg_to_smc_offset(hwmgr); |
| 231 | |
| 232 | /* Wait done bit to be set */ |
| 233 | /* Check pass/failed indicator */ |
| 234 | |
| 235 | PHM_WAIT_VFPF_INDIRECT_FIELD_UNEQUAL(hwmgr, SMC_IND, SMU_STATUS, SMU_DONE, 0)phm_wait_for_indirect_register_unequal(hwmgr, 0x1AC, 0xe0003088 , (0) << 0x0, 0x1); |
| 236 | |
| 237 | if (1 != PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xe0003088))) & 0x2) >> 0x1) |
| 238 | SMU_STATUS, SMU_PASS)((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xe0003088))) & 0x2) >> 0x1)) |
| 239 | PP_ASSERT_WITH_CODE(false, "SMU Firmware start failed!", return -1)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "SMU Firmware start failed!" ); return -1; } } while (0); |
| 240 | |
| 241 | cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixFIRMWARE_FLAGS, 0)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x3f000,0)); |
| 242 | |
| 243 | PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((1) << 0x0))))) |
| 244 | SMC_SYSCON_RESET_CNTL, rst_reg, 1)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((1) << 0x0))))); |
| 245 | |
| 246 | PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((0) << 0x0))))) |
| 247 | SMC_SYSCON_RESET_CNTL, rst_reg, 0)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((0) << 0x0))))); |
| 248 | |
| 249 | /* Wait for firmware to initialize */ |
| 250 | PHM_WAIT_VFPF_INDIRECT_FIELD(hwmgr, SMC_IND, FIRMWARE_FLAGS, INTERRUPTS_ENABLED, 1)phm_wait_on_indirect_register(hwmgr, 0x1AC, 0x3f000, (1) << 0x0, 0x1); |
| 251 | |
| 252 | return result; |
| 253 | } |
| 254 | |
| 255 | static int polaris10_start_smu_in_non_protection_mode(struct pp_hwmgr *hwmgr) |
| 256 | { |
| 257 | int result = 0; |
| 258 | |
| 259 | /* wait for smc boot up */ |
| 260 | PHM_WAIT_VFPF_INDIRECT_FIELD_UNEQUAL(hwmgr, SMC_IND, RCU_UC_EVENTS, boot_seq_done, 0)phm_wait_for_indirect_register_unequal(hwmgr, 0x1AC, 0xc0000004 , (0) << 0x7, 0x80); |
| 261 | |
| 262 | /* Clear firmware interrupt enable flag */ |
| 263 | /* PHM_WRITE_VFPF_INDIRECT_FIELD(pSmuMgr, SMC_IND, SMC_SYSCON_MISC_CNTL, pre_fetcher_en, 1); */ |
| 264 | cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x3f000,0)) |
| 265 | ixFIRMWARE_FLAGS, 0)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x3f000,0)); |
| 266 | |
| 267 | PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((1) << 0x0))))) |
| 268 | SMC_SYSCON_RESET_CNTL,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((1) << 0x0))))) |
| 269 | rst_reg, 1)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((1) << 0x0))))); |
| 270 | |
| 271 | result = smu7_upload_smu_firmware_image(hwmgr); |
| 272 | if (result != 0) |
| 273 | return result; |
| 274 | |
| 275 | /* Set smc instruct start point at 0x0 */ |
| 276 | smu7_program_jump_on_start(hwmgr); |
| 277 | |
| 278 | PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000004,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000004))) & ~0x1) | (0x1 & ((0) << 0x0))))) |
| 279 | SMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000004,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000004))) & ~0x1) | (0x1 & ((0) << 0x0))))); |
| 280 | |
| 281 | PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((0) << 0x0))))) |
| 282 | SMC_SYSCON_RESET_CNTL, rst_reg, 0)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x80000000,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,0x80000000))) & ~0x1) | (0x1 & ((0) << 0x0))))); |
| 283 | |
| 284 | /* Wait for firmware to initialize */ |
| 285 | |
| 286 | PHM_WAIT_VFPF_INDIRECT_FIELD(hwmgr, SMC_IND,phm_wait_on_indirect_register(hwmgr, 0x1AC, 0x3f000, (1) << 0x0, 0x1) |
| 287 | FIRMWARE_FLAGS, INTERRUPTS_ENABLED, 1)phm_wait_on_indirect_register(hwmgr, 0x1AC, 0x3f000, (1) << 0x0, 0x1); |
| 288 | |
| 289 | return result; |
| 290 | } |
| 291 | |
| 292 | static int polaris10_start_smu(struct pp_hwmgr *hwmgr) |
| 293 | { |
| 294 | int result = 0; |
| 295 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 296 | |
| 297 | /* Only start SMC if SMC RAM is not running */ |
| 298 | if (!smu7_is_smc_ram_running(hwmgr) && hwmgr->not_vf) { |
| 299 | smu_data->protected_mode = (uint8_t) (PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, SMU_FIRMWARE, SMU_MODE)((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xe00030a4))) & 0x10000 ) >> 0x10)); |
| 300 | smu_data->smu7_data.security_hard_key = (uint8_t) (PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, SMU_FIRMWARE, SMU_SEL)((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xe00030a4))) & 0x20000 ) >> 0x11)); |
| 301 | |
| 302 | /* Check if SMU is running in protected mode */ |
| 303 | if (smu_data->protected_mode == 0) |
| 304 | result = polaris10_start_smu_in_non_protection_mode(hwmgr); |
| 305 | else |
| 306 | result = polaris10_start_smu_in_protection_mode(hwmgr); |
| 307 | |
| 308 | if (result != 0) |
| 309 | PP_ASSERT_WITH_CODE(0, "Failed to load SMU ucode.", return result)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Failed to load SMU ucode." ); return result; } } while (0); |
| 310 | |
| 311 | polaris10_avfs_event_mgr(hwmgr); |
| 312 | } |
| 313 | |
| 314 | /* Setup SoftRegsStart here for register lookup in case DummyBackEnd is used and ProcessFirmwareHeader is not executed */ |
| 315 | smu7_read_smc_sram_dword(hwmgr, SMU7_FIRMWARE_HEADER_LOCATION0x20000 + offsetof(SMU74_Firmware_Header, SoftRegisters)__builtin_offsetof(SMU74_Firmware_Header, SoftRegisters), |
| 316 | &(smu_data->smu7_data.soft_regs_start), 0x40000); |
| 317 | |
| 318 | result = smu7_request_smu_load_fw(hwmgr); |
| 319 | |
| 320 | return result; |
| 321 | } |
| 322 | |
| 323 | static bool_Bool polaris10_is_hw_avfs_present(struct pp_hwmgr *hwmgr) |
| 324 | { |
| 325 | uint32_t efuse; |
| 326 | |
| 327 | efuse = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixSMU_EFUSE_0 + (49*4))(((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xc0100000 + (49*4))); |
| 328 | efuse &= 0x00000001; |
| 329 | if (efuse) |
| 330 | return true1; |
| 331 | |
| 332 | return false0; |
| 333 | } |
| 334 | |
| 335 | static int polaris10_smu_init(struct pp_hwmgr *hwmgr) |
| 336 | { |
| 337 | struct polaris10_smumgr *smu_data; |
| 338 | |
| 339 | smu_data = kzalloc(sizeof(struct polaris10_smumgr), GFP_KERNEL(0x0001 | 0x0004)); |
| 340 | if (smu_data == NULL((void *)0)) |
| 341 | return -ENOMEM12; |
| 342 | |
| 343 | hwmgr->smu_backend = smu_data; |
| 344 | |
| 345 | if (smu7_init(hwmgr)) { |
| 346 | kfree(smu_data); |
| 347 | return -EINVAL22; |
| 348 | } |
| 349 | |
| 350 | return 0; |
| 351 | } |
| 352 | |
| 353 | static int polaris10_get_dependency_volt_by_clk(struct pp_hwmgr *hwmgr, |
| 354 | struct phm_ppt_v1_clock_voltage_dependency_table *dep_table, |
| 355 | uint32_t clock, SMU_VoltageLevel *voltage, uint32_t *mvdd) |
| 356 | { |
| 357 | uint32_t i; |
| 358 | uint16_t vddci; |
| 359 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 360 | |
| 361 | *voltage = *mvdd = 0; |
| 362 | |
| 363 | /* clock - voltage dependency table is empty table */ |
| 364 | if (dep_table->count == 0) |
| 365 | return -EINVAL22; |
| 366 | |
| 367 | for (i = 0; i < dep_table->count; i++) { |
| 368 | /* find first sclk bigger than request */ |
| 369 | if (dep_table->entries[i].clk >= clock) { |
| 370 | *voltage |= (dep_table->entries[i].vddc * |
| 371 | VOLTAGE_SCALE4) << VDDC_SHIFT0; |
| 372 | if (SMU7_VOLTAGE_CONTROL_NONE0x0 == data->vddci_control) |
| 373 | *voltage |= (data->vbios_boot_state.vddci_bootup_value * |
| 374 | VOLTAGE_SCALE4) << VDDCI_SHIFT15; |
| 375 | else if (dep_table->entries[i].vddci) |
| 376 | *voltage |= (dep_table->entries[i].vddci * |
| 377 | VOLTAGE_SCALE4) << VDDCI_SHIFT15; |
| 378 | else { |
| 379 | vddci = phm_find_closest_vddci(&(data->vddci_voltage_table), |
| 380 | (dep_table->entries[i].vddc - |
| 381 | (uint16_t)VDDC_VDDCI_DELTA200)); |
| 382 | *voltage |= (vddci * VOLTAGE_SCALE4) << VDDCI_SHIFT15; |
| 383 | } |
| 384 | |
| 385 | if (SMU7_VOLTAGE_CONTROL_NONE0x0 == data->mvdd_control) |
| 386 | *mvdd = data->vbios_boot_state.mvdd_bootup_value * |
| 387 | VOLTAGE_SCALE4; |
| 388 | else if (dep_table->entries[i].mvdd) |
| 389 | *mvdd = (uint32_t) dep_table->entries[i].mvdd * |
| 390 | VOLTAGE_SCALE4; |
| 391 | |
| 392 | *voltage |= 1 << PHASES_SHIFT30; |
| 393 | return 0; |
| 394 | } |
| 395 | } |
| 396 | |
| 397 | /* sclk is bigger than max sclk in the dependence table */ |
| 398 | *voltage |= (dep_table->entries[i - 1].vddc * VOLTAGE_SCALE4) << VDDC_SHIFT0; |
| 399 | |
| 400 | if (SMU7_VOLTAGE_CONTROL_NONE0x0 == data->vddci_control) |
| 401 | *voltage |= (data->vbios_boot_state.vddci_bootup_value * |
| 402 | VOLTAGE_SCALE4) << VDDCI_SHIFT15; |
| 403 | else if (dep_table->entries[i-1].vddci) { |
| 404 | *voltage |= (dep_table->entries[i - 1].vddci * VOLTAGE_SCALE4) << VDDC_SHIFT0; |
| 405 | } else { |
| 406 | vddci = phm_find_closest_vddci(&(data->vddci_voltage_table), |
| 407 | (dep_table->entries[i].vddc - |
| 408 | (uint16_t)VDDC_VDDCI_DELTA200)); |
| 409 | *voltage |= (vddci * VOLTAGE_SCALE4) << VDDCI_SHIFT15; |
| 410 | } |
| 411 | |
| 412 | if (SMU7_VOLTAGE_CONTROL_NONE0x0 == data->mvdd_control) |
| 413 | *mvdd = data->vbios_boot_state.mvdd_bootup_value * VOLTAGE_SCALE4; |
| 414 | else if (dep_table->entries[i].mvdd) |
| 415 | *mvdd = (uint32_t) dep_table->entries[i - 1].mvdd * VOLTAGE_SCALE4; |
| 416 | |
| 417 | return 0; |
| 418 | } |
| 419 | |
| 420 | static uint16_t scale_fan_gain_settings(uint16_t raw_setting) |
| 421 | { |
| 422 | uint32_t tmp; |
| 423 | tmp = raw_setting * 4096 / 100; |
| 424 | return (uint16_t)tmp; |
| 425 | } |
| 426 | |
| 427 | static int polaris10_populate_bapm_parameters_in_dpm_table(struct pp_hwmgr *hwmgr) |
| 428 | { |
| 429 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 430 | |
| 431 | const struct polaris10_pt_defaults *defaults = smu_data->power_tune_defaults; |
| 432 | SMU74_Discrete_DpmTable *table = &(smu_data->smc_state_table); |
| 433 | struct phm_ppt_v1_information *table_info = |
| 434 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 435 | struct phm_cac_tdp_table *cac_dtp_table = table_info->cac_dtp_table; |
| 436 | struct pp_advance_fan_control_parameters *fan_table = |
| 437 | &hwmgr->thermal_controller.advanceFanControlParameters; |
| 438 | int i, j, k; |
| 439 | const uint16_t *pdef1; |
| 440 | const uint16_t *pdef2; |
| 441 | |
| 442 | table->DefaultTdp = PP_HOST_TO_SMC_US((uint16_t)(cac_dtp_table->usTDP * 128))(__uint16_t)(__builtin_constant_p((uint16_t)(cac_dtp_table-> usTDP * 128)) ? (__uint16_t)(((__uint16_t)((uint16_t)(cac_dtp_table ->usTDP * 128)) & 0xffU) << 8 | ((__uint16_t)((uint16_t )(cac_dtp_table->usTDP * 128)) & 0xff00U) >> 8) : __swap16md((uint16_t)(cac_dtp_table->usTDP * 128))); |
| 443 | table->TargetTdp = PP_HOST_TO_SMC_US((uint16_t)(cac_dtp_table->usTDP * 128))(__uint16_t)(__builtin_constant_p((uint16_t)(cac_dtp_table-> usTDP * 128)) ? (__uint16_t)(((__uint16_t)((uint16_t)(cac_dtp_table ->usTDP * 128)) & 0xffU) << 8 | ((__uint16_t)((uint16_t )(cac_dtp_table->usTDP * 128)) & 0xff00U) >> 8) : __swap16md((uint16_t)(cac_dtp_table->usTDP * 128))); |
| 444 | |
| 445 | PP_ASSERT_WITH_CODE(cac_dtp_table->usTargetOperatingTemp <= 255,do { if (!(cac_dtp_table->usTargetOperatingTemp <= 255) ) { printk("\0014" "amdgpu: " "%s\n", "Target Operating Temp is out of Range!" ); ; } } while (0) |
| 446 | "Target Operating Temp is out of Range!",do { if (!(cac_dtp_table->usTargetOperatingTemp <= 255) ) { printk("\0014" "amdgpu: " "%s\n", "Target Operating Temp is out of Range!" ); ; } } while (0) |
| 447 | )do { if (!(cac_dtp_table->usTargetOperatingTemp <= 255) ) { printk("\0014" "amdgpu: " "%s\n", "Target Operating Temp is out of Range!" ); ; } } while (0); |
| 448 | |
| 449 | table->TemperatureLimitEdge = PP_HOST_TO_SMC_US((__uint16_t)(__builtin_constant_p(cac_dtp_table->usTargetOperatingTemp * 256) ? (__uint16_t)(((__uint16_t)(cac_dtp_table->usTargetOperatingTemp * 256) & 0xffU) << 8 | ((__uint16_t)(cac_dtp_table ->usTargetOperatingTemp * 256) & 0xff00U) >> 8) : __swap16md(cac_dtp_table->usTargetOperatingTemp * 256)) |
| 450 | cac_dtp_table->usTargetOperatingTemp * 256)(__uint16_t)(__builtin_constant_p(cac_dtp_table->usTargetOperatingTemp * 256) ? (__uint16_t)(((__uint16_t)(cac_dtp_table->usTargetOperatingTemp * 256) & 0xffU) << 8 | ((__uint16_t)(cac_dtp_table ->usTargetOperatingTemp * 256) & 0xff00U) >> 8) : __swap16md(cac_dtp_table->usTargetOperatingTemp * 256)); |
| 451 | table->TemperatureLimitHotspot = PP_HOST_TO_SMC_US((__uint16_t)(__builtin_constant_p(cac_dtp_table->usTemperatureLimitHotspot * 256) ? (__uint16_t)(((__uint16_t)(cac_dtp_table->usTemperatureLimitHotspot * 256) & 0xffU) << 8 | ((__uint16_t)(cac_dtp_table ->usTemperatureLimitHotspot * 256) & 0xff00U) >> 8) : __swap16md(cac_dtp_table->usTemperatureLimitHotspot * 256)) |
| 452 | cac_dtp_table->usTemperatureLimitHotspot * 256)(__uint16_t)(__builtin_constant_p(cac_dtp_table->usTemperatureLimitHotspot * 256) ? (__uint16_t)(((__uint16_t)(cac_dtp_table->usTemperatureLimitHotspot * 256) & 0xffU) << 8 | ((__uint16_t)(cac_dtp_table ->usTemperatureLimitHotspot * 256) & 0xff00U) >> 8) : __swap16md(cac_dtp_table->usTemperatureLimitHotspot * 256)); |
| 453 | table->FanGainEdge = PP_HOST_TO_SMC_US((__uint16_t)(__builtin_constant_p(scale_fan_gain_settings(fan_table ->usFanGainEdge)) ? (__uint16_t)(((__uint16_t)(scale_fan_gain_settings (fan_table->usFanGainEdge)) & 0xffU) << 8 | ((__uint16_t )(scale_fan_gain_settings(fan_table->usFanGainEdge)) & 0xff00U) >> 8) : __swap16md(scale_fan_gain_settings(fan_table ->usFanGainEdge))) |
| 454 | scale_fan_gain_settings(fan_table->usFanGainEdge))(__uint16_t)(__builtin_constant_p(scale_fan_gain_settings(fan_table ->usFanGainEdge)) ? (__uint16_t)(((__uint16_t)(scale_fan_gain_settings (fan_table->usFanGainEdge)) & 0xffU) << 8 | ((__uint16_t )(scale_fan_gain_settings(fan_table->usFanGainEdge)) & 0xff00U) >> 8) : __swap16md(scale_fan_gain_settings(fan_table ->usFanGainEdge))); |
| 455 | table->FanGainHotspot = PP_HOST_TO_SMC_US((__uint16_t)(__builtin_constant_p(scale_fan_gain_settings(fan_table ->usFanGainHotspot)) ? (__uint16_t)(((__uint16_t)(scale_fan_gain_settings (fan_table->usFanGainHotspot)) & 0xffU) << 8 | ( (__uint16_t)(scale_fan_gain_settings(fan_table->usFanGainHotspot )) & 0xff00U) >> 8) : __swap16md(scale_fan_gain_settings (fan_table->usFanGainHotspot))) |
| 456 | scale_fan_gain_settings(fan_table->usFanGainHotspot))(__uint16_t)(__builtin_constant_p(scale_fan_gain_settings(fan_table ->usFanGainHotspot)) ? (__uint16_t)(((__uint16_t)(scale_fan_gain_settings (fan_table->usFanGainHotspot)) & 0xffU) << 8 | ( (__uint16_t)(scale_fan_gain_settings(fan_table->usFanGainHotspot )) & 0xff00U) >> 8) : __swap16md(scale_fan_gain_settings (fan_table->usFanGainHotspot))); |
| 457 | |
| 458 | pdef1 = defaults->BAPMTI_R; |
| 459 | pdef2 = defaults->BAPMTI_RC; |
| 460 | |
| 461 | for (i = 0; i < SMU74_DTE_ITERATIONS5; i++) { |
| 462 | for (j = 0; j < SMU74_DTE_SOURCES3; j++) { |
| 463 | for (k = 0; k < SMU74_DTE_SINKS1; k++) { |
| 464 | table->BAPMTI_R[i][j][k] = PP_HOST_TO_SMC_US(*pdef1)(__uint16_t)(__builtin_constant_p(*pdef1) ? (__uint16_t)(((__uint16_t )(*pdef1) & 0xffU) << 8 | ((__uint16_t)(*pdef1) & 0xff00U) >> 8) : __swap16md(*pdef1)); |
| 465 | table->BAPMTI_RC[i][j][k] = PP_HOST_TO_SMC_US(*pdef2)(__uint16_t)(__builtin_constant_p(*pdef2) ? (__uint16_t)(((__uint16_t )(*pdef2) & 0xffU) << 8 | ((__uint16_t)(*pdef2) & 0xff00U) >> 8) : __swap16md(*pdef2)); |
| 466 | pdef1++; |
| 467 | pdef2++; |
| 468 | } |
| 469 | } |
| 470 | } |
| 471 | |
| 472 | return 0; |
| 473 | } |
| 474 | |
| 475 | static void polaris10_populate_zero_rpm_parameters(struct pp_hwmgr *hwmgr) |
| 476 | { |
| 477 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 478 | SMU74_Discrete_DpmTable *table = &(smu_data->smc_state_table); |
| 479 | uint16_t fan_stop_temp = |
| 480 | ((uint16_t)hwmgr->thermal_controller.advanceFanControlParameters.ucFanStopTemperature) << 8; |
| 481 | uint16_t fan_start_temp = |
| 482 | ((uint16_t)hwmgr->thermal_controller.advanceFanControlParameters.ucFanStartTemperature) << 8; |
| 483 | |
| 484 | if (hwmgr->thermal_controller.advanceFanControlParameters.ucEnableZeroRPM) { |
| 485 | table->FanStartTemperature = PP_HOST_TO_SMC_US(fan_start_temp)(__uint16_t)(__builtin_constant_p(fan_start_temp) ? (__uint16_t )(((__uint16_t)(fan_start_temp) & 0xffU) << 8 | ((__uint16_t )(fan_start_temp) & 0xff00U) >> 8) : __swap16md(fan_start_temp )); |
| 486 | table->FanStopTemperature = PP_HOST_TO_SMC_US(fan_stop_temp)(__uint16_t)(__builtin_constant_p(fan_stop_temp) ? (__uint16_t )(((__uint16_t)(fan_stop_temp) & 0xffU) << 8 | ((__uint16_t )(fan_stop_temp) & 0xff00U) >> 8) : __swap16md(fan_stop_temp )); |
| 487 | } |
| 488 | } |
| 489 | |
| 490 | static int polaris10_populate_svi_load_line(struct pp_hwmgr *hwmgr) |
| 491 | { |
| 492 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 493 | const struct polaris10_pt_defaults *defaults = smu_data->power_tune_defaults; |
| 494 | |
| 495 | smu_data->power_tune_table.SviLoadLineEn = defaults->SviLoadLineEn; |
| 496 | smu_data->power_tune_table.SviLoadLineVddC = defaults->SviLoadLineVddC; |
| 497 | smu_data->power_tune_table.SviLoadLineTrimVddC = 3; |
| 498 | smu_data->power_tune_table.SviLoadLineOffsetVddC = 0; |
| 499 | |
| 500 | return 0; |
| 501 | } |
| 502 | |
| 503 | static int polaris10_populate_tdc_limit(struct pp_hwmgr *hwmgr) |
| 504 | { |
| 505 | uint16_t tdc_limit; |
| 506 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 507 | struct phm_ppt_v1_information *table_info = |
| 508 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 509 | const struct polaris10_pt_defaults *defaults = smu_data->power_tune_defaults; |
| 510 | |
| 511 | tdc_limit = (uint16_t)(table_info->cac_dtp_table->usTDC * 128); |
| 512 | smu_data->power_tune_table.TDC_VDDC_PkgLimit = |
| 513 | CONVERT_FROM_HOST_TO_SMC_US(tdc_limit)((tdc_limit) = (__uint16_t)(__builtin_constant_p(tdc_limit) ? (__uint16_t)(((__uint16_t)(tdc_limit) & 0xffU) << 8 | ((__uint16_t)(tdc_limit) & 0xff00U) >> 8) : __swap16md (tdc_limit))); |
| 514 | smu_data->power_tune_table.TDC_VDDC_ThrottleReleaseLimitPerc = |
| 515 | defaults->TDC_VDDC_ThrottleReleaseLimitPerc; |
| 516 | smu_data->power_tune_table.TDC_MAWt = defaults->TDC_MAWt; |
| 517 | |
| 518 | return 0; |
| 519 | } |
| 520 | |
| 521 | static int polaris10_populate_dw8(struct pp_hwmgr *hwmgr, uint32_t fuse_table_offset) |
| 522 | { |
| 523 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 524 | const struct polaris10_pt_defaults *defaults = smu_data->power_tune_defaults; |
| 525 | uint32_t temp; |
| 526 | |
| 527 | if (smu7_read_smc_sram_dword(hwmgr, |
| 528 | fuse_table_offset + |
| 529 | offsetof(SMU74_Discrete_PmFuses, TdcWaterfallCtl)__builtin_offsetof(SMU74_Discrete_PmFuses, TdcWaterfallCtl), |
| 530 | (uint32_t *)&temp, SMC_RAM_END0x40000)) |
| 531 | PP_ASSERT_WITH_CODE(false,do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to read PmFuses.DW6 (SviLoadLineEn) from SMC Failed!" ); return -22; } } while (0) |
| 532 | "Attempt to read PmFuses.DW6 (SviLoadLineEn) from SMC Failed!",do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to read PmFuses.DW6 (SviLoadLineEn) from SMC Failed!" ); return -22; } } while (0) |
| 533 | return -EINVAL)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to read PmFuses.DW6 (SviLoadLineEn) from SMC Failed!" ); return -22; } } while (0); |
| 534 | else { |
| 535 | smu_data->power_tune_table.TdcWaterfallCtl = defaults->TdcWaterfallCtl; |
| 536 | smu_data->power_tune_table.LPMLTemperatureMin = |
| 537 | (uint8_t)((temp >> 16) & 0xff); |
| 538 | smu_data->power_tune_table.LPMLTemperatureMax = |
| 539 | (uint8_t)((temp >> 8) & 0xff); |
| 540 | smu_data->power_tune_table.Reserved = (uint8_t)(temp & 0xff); |
| 541 | } |
| 542 | return 0; |
| 543 | } |
| 544 | |
| 545 | static int polaris10_populate_temperature_scaler(struct pp_hwmgr *hwmgr) |
| 546 | { |
| 547 | int i; |
| 548 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 549 | |
| 550 | /* Currently not used. Set all to zero. */ |
| 551 | for (i = 0; i < 16; i++) |
| 552 | smu_data->power_tune_table.LPMLTemperatureScaler[i] = 0; |
| 553 | |
| 554 | return 0; |
| 555 | } |
| 556 | |
| 557 | static int polaris10_populate_fuzzy_fan(struct pp_hwmgr *hwmgr) |
| 558 | { |
| 559 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 560 | |
| 561 | /* TO DO move to hwmgr */ |
| 562 | if ((hwmgr->thermal_controller.advanceFanControlParameters.usFanOutputSensitivity & (1 << 15)) |
| 563 | || 0 == hwmgr->thermal_controller.advanceFanControlParameters.usFanOutputSensitivity) |
| 564 | hwmgr->thermal_controller.advanceFanControlParameters.usFanOutputSensitivity = |
| 565 | hwmgr->thermal_controller.advanceFanControlParameters.usDefaultFanOutputSensitivity; |
| 566 | |
| 567 | smu_data->power_tune_table.FuzzyFan_PwmSetDelta = PP_HOST_TO_SMC_US((__uint16_t)(__builtin_constant_p(hwmgr->thermal_controller .advanceFanControlParameters.usFanOutputSensitivity) ? (__uint16_t )(((__uint16_t)(hwmgr->thermal_controller.advanceFanControlParameters .usFanOutputSensitivity) & 0xffU) << 8 | ((__uint16_t )(hwmgr->thermal_controller.advanceFanControlParameters.usFanOutputSensitivity ) & 0xff00U) >> 8) : __swap16md(hwmgr->thermal_controller .advanceFanControlParameters.usFanOutputSensitivity)) |
| 568 | hwmgr->thermal_controller.advanceFanControlParameters.usFanOutputSensitivity)(__uint16_t)(__builtin_constant_p(hwmgr->thermal_controller .advanceFanControlParameters.usFanOutputSensitivity) ? (__uint16_t )(((__uint16_t)(hwmgr->thermal_controller.advanceFanControlParameters .usFanOutputSensitivity) & 0xffU) << 8 | ((__uint16_t )(hwmgr->thermal_controller.advanceFanControlParameters.usFanOutputSensitivity ) & 0xff00U) >> 8) : __swap16md(hwmgr->thermal_controller .advanceFanControlParameters.usFanOutputSensitivity)); |
| 569 | return 0; |
| 570 | } |
| 571 | |
| 572 | static int polaris10_populate_gnb_lpml(struct pp_hwmgr *hwmgr) |
| 573 | { |
| 574 | int i; |
| 575 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 576 | |
| 577 | /* Currently not used. Set all to zero. */ |
| 578 | for (i = 0; i < 16; i++) |
| 579 | smu_data->power_tune_table.GnbLPML[i] = 0; |
| 580 | |
| 581 | return 0; |
| 582 | } |
| 583 | |
| 584 | static int polaris10_populate_bapm_vddc_base_leakage_sidd(struct pp_hwmgr *hwmgr) |
| 585 | { |
| 586 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 587 | struct phm_ppt_v1_information *table_info = |
| 588 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 589 | uint16_t hi_sidd = smu_data->power_tune_table.BapmVddCBaseLeakageHiSidd; |
| 590 | uint16_t lo_sidd = smu_data->power_tune_table.BapmVddCBaseLeakageLoSidd; |
| 591 | struct phm_cac_tdp_table *cac_table = table_info->cac_dtp_table; |
| 592 | |
| 593 | hi_sidd = (uint16_t)(cac_table->usHighCACLeakage / 100 * 256); |
| 594 | lo_sidd = (uint16_t)(cac_table->usLowCACLeakage / 100 * 256); |
| 595 | |
| 596 | smu_data->power_tune_table.BapmVddCBaseLeakageHiSidd = |
| 597 | CONVERT_FROM_HOST_TO_SMC_US(hi_sidd)((hi_sidd) = (__uint16_t)(__builtin_constant_p(hi_sidd) ? (__uint16_t )(((__uint16_t)(hi_sidd) & 0xffU) << 8 | ((__uint16_t )(hi_sidd) & 0xff00U) >> 8) : __swap16md(hi_sidd))); |
| 598 | smu_data->power_tune_table.BapmVddCBaseLeakageLoSidd = |
| 599 | CONVERT_FROM_HOST_TO_SMC_US(lo_sidd)((lo_sidd) = (__uint16_t)(__builtin_constant_p(lo_sidd) ? (__uint16_t )(((__uint16_t)(lo_sidd) & 0xffU) << 8 | ((__uint16_t )(lo_sidd) & 0xff00U) >> 8) : __swap16md(lo_sidd))); |
| 600 | |
| 601 | return 0; |
| 602 | } |
| 603 | |
| 604 | static int polaris10_populate_pm_fuses(struct pp_hwmgr *hwmgr) |
| 605 | { |
| 606 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 607 | uint32_t pm_fuse_table_offset; |
| 608 | |
| 609 | if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, |
| 610 | PHM_PlatformCaps_PowerContainment)) { |
| 611 | if (smu7_read_smc_sram_dword(hwmgr, |
| 612 | SMU7_FIRMWARE_HEADER_LOCATION0x20000 + |
| 613 | offsetof(SMU74_Firmware_Header, PmFuseTable)__builtin_offsetof(SMU74_Firmware_Header, PmFuseTable), |
| 614 | &pm_fuse_table_offset, SMC_RAM_END0x40000)) |
| 615 | PP_ASSERT_WITH_CODE(false,do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to get pm_fuse_table_offset Failed!" ); return -22; } } while (0) |
| 616 | "Attempt to get pm_fuse_table_offset Failed!",do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to get pm_fuse_table_offset Failed!" ); return -22; } } while (0) |
| 617 | return -EINVAL)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to get pm_fuse_table_offset Failed!" ); return -22; } } while (0); |
| 618 | |
| 619 | if (polaris10_populate_svi_load_line(hwmgr)) |
| 620 | PP_ASSERT_WITH_CODE(false,do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate SviLoadLine Failed!" ); return -22; } } while (0) |
| 621 | "Attempt to populate SviLoadLine Failed!",do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate SviLoadLine Failed!" ); return -22; } } while (0) |
| 622 | return -EINVAL)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate SviLoadLine Failed!" ); return -22; } } while (0); |
| 623 | |
| 624 | if (polaris10_populate_tdc_limit(hwmgr)) |
| 625 | PP_ASSERT_WITH_CODE(false,do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate TDCLimit Failed!" ); return -22; } } while (0) |
| 626 | "Attempt to populate TDCLimit Failed!", return -EINVAL)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate TDCLimit Failed!" ); return -22; } } while (0); |
| 627 | |
| 628 | if (polaris10_populate_dw8(hwmgr, pm_fuse_table_offset)) |
| 629 | PP_ASSERT_WITH_CODE(false,do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate TdcWaterfallCtl, " "LPMLTemperature Min and Max Failed!"); return -22; } } while (0) |
| 630 | "Attempt to populate TdcWaterfallCtl, "do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate TdcWaterfallCtl, " "LPMLTemperature Min and Max Failed!"); return -22; } } while (0) |
| 631 | "LPMLTemperature Min and Max Failed!",do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate TdcWaterfallCtl, " "LPMLTemperature Min and Max Failed!"); return -22; } } while (0) |
| 632 | return -EINVAL)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate TdcWaterfallCtl, " "LPMLTemperature Min and Max Failed!"); return -22; } } while (0); |
| 633 | |
| 634 | if (0 != polaris10_populate_temperature_scaler(hwmgr)) |
| 635 | PP_ASSERT_WITH_CODE(false,do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate LPMLTemperatureScaler Failed!" ); return -22; } } while (0) |
| 636 | "Attempt to populate LPMLTemperatureScaler Failed!",do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate LPMLTemperatureScaler Failed!" ); return -22; } } while (0) |
| 637 | return -EINVAL)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate LPMLTemperatureScaler Failed!" ); return -22; } } while (0); |
| 638 | |
| 639 | if (polaris10_populate_fuzzy_fan(hwmgr)) |
| 640 | PP_ASSERT_WITH_CODE(false,do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate Fuzzy Fan Control parameters Failed!" ); return -22; } } while (0) |
| 641 | "Attempt to populate Fuzzy Fan Control parameters Failed!",do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate Fuzzy Fan Control parameters Failed!" ); return -22; } } while (0) |
| 642 | return -EINVAL)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate Fuzzy Fan Control parameters Failed!" ); return -22; } } while (0); |
| 643 | |
| 644 | if (polaris10_populate_gnb_lpml(hwmgr)) |
| 645 | PP_ASSERT_WITH_CODE(false,do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate GnbLPML Failed!" ); return -22; } } while (0) |
| 646 | "Attempt to populate GnbLPML Failed!",do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate GnbLPML Failed!" ); return -22; } } while (0) |
| 647 | return -EINVAL)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate GnbLPML Failed!" ); return -22; } } while (0); |
| 648 | |
| 649 | if (polaris10_populate_bapm_vddc_base_leakage_sidd(hwmgr)) |
| 650 | PP_ASSERT_WITH_CODE(false,do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate BapmVddCBaseLeakage Hi and Lo " "Sidd Failed!"); return -22; } } while (0) |
| 651 | "Attempt to populate BapmVddCBaseLeakage Hi and Lo "do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate BapmVddCBaseLeakage Hi and Lo " "Sidd Failed!"); return -22; } } while (0) |
| 652 | "Sidd Failed!", return -EINVAL)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to populate BapmVddCBaseLeakage Hi and Lo " "Sidd Failed!"); return -22; } } while (0); |
| 653 | |
| 654 | if (smu7_copy_bytes_to_smc(hwmgr, pm_fuse_table_offset, |
| 655 | (uint8_t *)&smu_data->power_tune_table, |
| 656 | (sizeof(struct SMU74_Discrete_PmFuses) - 92), SMC_RAM_END0x40000)) |
| 657 | PP_ASSERT_WITH_CODE(false,do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to download PmFuseTable Failed!" ); return -22; } } while (0) |
| 658 | "Attempt to download PmFuseTable Failed!",do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to download PmFuseTable Failed!" ); return -22; } } while (0) |
| 659 | return -EINVAL)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Attempt to download PmFuseTable Failed!" ); return -22; } } while (0); |
| 660 | } |
| 661 | return 0; |
| 662 | } |
| 663 | |
| 664 | static int polaris10_populate_smc_mvdd_table(struct pp_hwmgr *hwmgr, |
| 665 | SMU74_Discrete_DpmTable *table) |
| 666 | { |
| 667 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 668 | uint32_t count, level; |
| 669 | |
| 670 | if (SMU7_VOLTAGE_CONTROL_BY_GPIO0x1 == data->mvdd_control) { |
| 671 | count = data->mvdd_voltage_table.count; |
| 672 | if (count > SMU_MAX_SMIO_LEVELS4) |
| 673 | count = SMU_MAX_SMIO_LEVELS4; |
| 674 | for (level = 0; level < count; level++) { |
| 675 | table->SmioTable2.Pattern[level].Voltage = |
| 676 | PP_HOST_TO_SMC_US(data->mvdd_voltage_table.entries[level].value * VOLTAGE_SCALE)(__uint16_t)(__builtin_constant_p(data->mvdd_voltage_table .entries[level].value * 4) ? (__uint16_t)(((__uint16_t)(data-> mvdd_voltage_table.entries[level].value * 4) & 0xffU) << 8 | ((__uint16_t)(data->mvdd_voltage_table.entries[level] .value * 4) & 0xff00U) >> 8) : __swap16md(data-> mvdd_voltage_table.entries[level].value * 4)); |
| 677 | /* Index into DpmTable.Smio. Drive bits from Smio entry to get this voltage level.*/ |
| 678 | table->SmioTable2.Pattern[level].Smio = |
| 679 | (uint8_t) level; |
| 680 | table->Smio[level] |= |
| 681 | data->mvdd_voltage_table.entries[level].smio_low; |
| 682 | } |
| 683 | table->SmioMask2 = data->mvdd_voltage_table.mask_low; |
| 684 | |
| 685 | table->MvddLevelCount = (uint32_t) PP_HOST_TO_SMC_UL(count)(__uint32_t)(__builtin_constant_p(count) ? (__uint32_t)(((__uint32_t )(count) & 0xff) << 24 | ((__uint32_t)(count) & 0xff00) << 8 | ((__uint32_t)(count) & 0xff0000) >> 8 | ((__uint32_t)(count) & 0xff000000) >> 24) : __swap32md (count)); |
| 686 | } |
| 687 | |
| 688 | return 0; |
| 689 | } |
| 690 | |
| 691 | static int polaris10_populate_smc_vddc_table(struct pp_hwmgr *hwmgr, |
| 692 | struct SMU74_Discrete_DpmTable *table) |
| 693 | { |
| 694 | uint32_t count, level; |
| 695 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 696 | |
| 697 | count = data->vddc_voltage_table.count; |
| 698 | |
| 699 | if (SMU7_VOLTAGE_CONTROL_BY_GPIO0x1 == data->voltage_control) { |
| 700 | if (count > SMU_MAX_SMIO_LEVELS4) |
| 701 | count = SMU_MAX_SMIO_LEVELS4; |
| 702 | for (level = 0; level < count; ++level) { |
| 703 | table->SmioTable1.Pattern[level].Voltage = |
| 704 | PP_HOST_TO_SMC_US(data->vddc_voltage_table.entries[level].value * VOLTAGE_SCALE)(__uint16_t)(__builtin_constant_p(data->vddc_voltage_table .entries[level].value * 4) ? (__uint16_t)(((__uint16_t)(data-> vddc_voltage_table.entries[level].value * 4) & 0xffU) << 8 | ((__uint16_t)(data->vddc_voltage_table.entries[level] .value * 4) & 0xff00U) >> 8) : __swap16md(data-> vddc_voltage_table.entries[level].value * 4)); |
| 705 | table->SmioTable1.Pattern[level].Smio = (uint8_t) level; |
| 706 | |
| 707 | table->Smio[level] |= data->vddc_voltage_table.entries[level].smio_low; |
| 708 | } |
| 709 | |
| 710 | table->SmioMask1 = data->vddc_voltage_table.mask_low; |
| 711 | } |
| 712 | |
| 713 | return 0; |
| 714 | } |
| 715 | |
| 716 | static int polaris10_populate_smc_vddci_table(struct pp_hwmgr *hwmgr, |
| 717 | struct SMU74_Discrete_DpmTable *table) |
| 718 | { |
| 719 | uint32_t count, level; |
| 720 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 721 | |
| 722 | count = data->vddci_voltage_table.count; |
| 723 | |
| 724 | if (SMU7_VOLTAGE_CONTROL_BY_GPIO0x1 == data->vddci_control) { |
| 725 | if (count > SMU_MAX_SMIO_LEVELS4) |
| 726 | count = SMU_MAX_SMIO_LEVELS4; |
| 727 | for (level = 0; level < count; ++level) { |
| 728 | table->SmioTable1.Pattern[level].Voltage = |
| 729 | PP_HOST_TO_SMC_US(data->vddci_voltage_table.entries[level].value * VOLTAGE_SCALE)(__uint16_t)(__builtin_constant_p(data->vddci_voltage_table .entries[level].value * 4) ? (__uint16_t)(((__uint16_t)(data-> vddci_voltage_table.entries[level].value * 4) & 0xffU) << 8 | ((__uint16_t)(data->vddci_voltage_table.entries[level ].value * 4) & 0xff00U) >> 8) : __swap16md(data-> vddci_voltage_table.entries[level].value * 4)); |
| 730 | table->SmioTable1.Pattern[level].Smio = (uint8_t) level; |
| 731 | |
| 732 | table->Smio[level] |= data->vddci_voltage_table.entries[level].smio_low; |
| 733 | } |
| 734 | |
| 735 | table->SmioMask1 = data->vddci_voltage_table.mask_low; |
| 736 | } |
| 737 | |
| 738 | return 0; |
| 739 | } |
| 740 | |
| 741 | static int polaris10_populate_cac_table(struct pp_hwmgr *hwmgr, |
| 742 | struct SMU74_Discrete_DpmTable *table) |
| 743 | { |
| 744 | uint32_t count; |
| 745 | uint8_t index; |
| 746 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 747 | struct phm_ppt_v1_information *table_info = |
| 748 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 749 | struct phm_ppt_v1_voltage_lookup_table *lookup_table = |
| 750 | table_info->vddc_lookup_table; |
| 751 | /* tables is already swapped, so in order to use the value from it, |
| 752 | * we need to swap it back. |
| 753 | * We are populating vddc CAC data to BapmVddc table |
| 754 | * in split and merged mode |
| 755 | */ |
| 756 | for (count = 0; count < lookup_table->count; count++) { |
| 757 | index = phm_get_voltage_index(lookup_table, |
| 758 | data->vddc_voltage_table.entries[count].value); |
| 759 | table->BapmVddcVidLoSidd[count] = convert_to_vid(lookup_table->entries[index].us_cac_low); |
| 760 | table->BapmVddcVidHiSidd[count] = convert_to_vid(lookup_table->entries[index].us_cac_mid); |
| 761 | table->BapmVddcVidHiSidd2[count] = convert_to_vid(lookup_table->entries[index].us_cac_high); |
| 762 | } |
| 763 | |
| 764 | return 0; |
| 765 | } |
| 766 | |
| 767 | static int polaris10_populate_smc_voltage_tables(struct pp_hwmgr *hwmgr, |
| 768 | struct SMU74_Discrete_DpmTable *table) |
| 769 | { |
| 770 | polaris10_populate_smc_vddc_table(hwmgr, table); |
| 771 | polaris10_populate_smc_vddci_table(hwmgr, table); |
| 772 | polaris10_populate_smc_mvdd_table(hwmgr, table); |
| 773 | polaris10_populate_cac_table(hwmgr, table); |
| 774 | |
| 775 | return 0; |
| 776 | } |
| 777 | |
| 778 | static int polaris10_populate_ulv_level(struct pp_hwmgr *hwmgr, |
| 779 | struct SMU74_Discrete_Ulv *state) |
| 780 | { |
| 781 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 782 | struct phm_ppt_v1_information *table_info = |
| 783 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 784 | struct amdgpu_device *adev = hwmgr->adev; |
| 785 | |
| 786 | state->CcPwrDynRm = 0; |
| 787 | state->CcPwrDynRm1 = 0; |
| 788 | |
| 789 | state->VddcOffset = (uint16_t) table_info->us_ulv_voltage_offset; |
| 790 | state->VddcOffsetVid = (uint8_t)(table_info->us_ulv_voltage_offset * |
| 791 | VOLTAGE_VID_OFFSET_SCALE2100 / VOLTAGE_VID_OFFSET_SCALE1625); |
| 792 | |
| 793 | if ((hwmgr->chip_id == CHIP_POLARIS12) || |
| 794 | ASICID_IS_P20(adev->pdev->device, adev->pdev->revision)(((adev->pdev->device == 0x67DF) && ((adev-> pdev->revision == 0xE3) || (adev->pdev->revision == 0xE4 ) || (adev->pdev->revision == 0xE5) || (adev->pdev-> revision == 0xE7) || (adev->pdev->revision == 0xEF))) || ((adev->pdev->device == 0x6FDF) && ((adev-> pdev->revision == 0xE7) || (adev->pdev->revision == 0xEF ) || (adev->pdev->revision == 0xFF)))) || |
| 795 | ASICID_IS_P21(adev->pdev->device, adev->pdev->revision)(((adev->pdev->device == 0x67EF) && ((adev-> pdev->revision == 0xE0) || (adev->pdev->revision == 0xE5 ))) || ((adev->pdev->device == 0x67FF) && ((adev ->pdev->revision == 0xCF) || (adev->pdev->revision == 0xEF) || (adev->pdev->revision == 0xFF)))) || |
| 796 | ASICID_IS_P30(adev->pdev->device, adev->pdev->revision)((adev->pdev->device == 0x67DF) && ((adev->pdev ->revision == 0xE1) || (adev->pdev->revision == 0xF7 ))) || |
| 797 | ASICID_IS_P31(adev->pdev->device, adev->pdev->revision)((adev->pdev->device == 0x67EF) && ((adev->pdev ->revision == 0xE2)))) |
| 798 | state->VddcPhase = data->vddc_phase_shed_control ^ 0x3; |
| 799 | else |
| 800 | state->VddcPhase = (data->vddc_phase_shed_control) ? 0 : 1; |
| 801 | |
| 802 | CONVERT_FROM_HOST_TO_SMC_UL(state->CcPwrDynRm)((state->CcPwrDynRm) = (__uint32_t)(__builtin_constant_p(state ->CcPwrDynRm) ? (__uint32_t)(((__uint32_t)(state->CcPwrDynRm ) & 0xff) << 24 | ((__uint32_t)(state->CcPwrDynRm ) & 0xff00) << 8 | ((__uint32_t)(state->CcPwrDynRm ) & 0xff0000) >> 8 | ((__uint32_t)(state->CcPwrDynRm ) & 0xff000000) >> 24) : __swap32md(state->CcPwrDynRm ))); |
| 803 | CONVERT_FROM_HOST_TO_SMC_UL(state->CcPwrDynRm1)((state->CcPwrDynRm1) = (__uint32_t)(__builtin_constant_p( state->CcPwrDynRm1) ? (__uint32_t)(((__uint32_t)(state-> CcPwrDynRm1) & 0xff) << 24 | ((__uint32_t)(state-> CcPwrDynRm1) & 0xff00) << 8 | ((__uint32_t)(state-> CcPwrDynRm1) & 0xff0000) >> 8 | ((__uint32_t)(state ->CcPwrDynRm1) & 0xff000000) >> 24) : __swap32md (state->CcPwrDynRm1))); |
| 804 | CONVERT_FROM_HOST_TO_SMC_US(state->VddcOffset)((state->VddcOffset) = (__uint16_t)(__builtin_constant_p(state ->VddcOffset) ? (__uint16_t)(((__uint16_t)(state->VddcOffset ) & 0xffU) << 8 | ((__uint16_t)(state->VddcOffset ) & 0xff00U) >> 8) : __swap16md(state->VddcOffset ))); |
| 805 | |
| 806 | return 0; |
| 807 | } |
| 808 | |
| 809 | static int polaris10_populate_ulv_state(struct pp_hwmgr *hwmgr, |
| 810 | struct SMU74_Discrete_DpmTable *table) |
| 811 | { |
| 812 | return polaris10_populate_ulv_level(hwmgr, &table->Ulv); |
| 813 | } |
| 814 | |
| 815 | static int polaris10_populate_smc_link_level(struct pp_hwmgr *hwmgr, |
| 816 | struct SMU74_Discrete_DpmTable *table) |
| 817 | { |
| 818 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 819 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 820 | struct smu7_dpm_table *dpm_table = &data->dpm_table; |
| 821 | int i; |
| 822 | |
| 823 | /* Index (dpm_table->pcie_speed_table.count) |
| 824 | * is reserved for PCIE boot level. */ |
| 825 | for (i = 0; i <= dpm_table->pcie_speed_table.count; i++) { |
| 826 | table->LinkLevel[i].PcieGenSpeed = |
| 827 | (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; |
| 828 | table->LinkLevel[i].PcieLaneCount = (uint8_t)encode_pcie_lane_width( |
| 829 | dpm_table->pcie_speed_table.dpm_levels[i].param1); |
| 830 | table->LinkLevel[i].EnabledForActivity = 1; |
| 831 | table->LinkLevel[i].SPC = (uint8_t)(data->pcie_spc_cap & 0xff); |
| 832 | table->LinkLevel[i].DownThreshold = PP_HOST_TO_SMC_UL(5)(__uint32_t)(__builtin_constant_p(5) ? (__uint32_t)(((__uint32_t )(5) & 0xff) << 24 | ((__uint32_t)(5) & 0xff00) << 8 | ((__uint32_t)(5) & 0xff0000) >> 8 | ( (__uint32_t)(5) & 0xff000000) >> 24) : __swap32md(5 )); |
| 833 | table->LinkLevel[i].UpThreshold = PP_HOST_TO_SMC_UL(30)(__uint32_t)(__builtin_constant_p(30) ? (__uint32_t)(((__uint32_t )(30) & 0xff) << 24 | ((__uint32_t)(30) & 0xff00 ) << 8 | ((__uint32_t)(30) & 0xff0000) >> 8 | ((__uint32_t)(30) & 0xff000000) >> 24) : __swap32md (30)); |
| 834 | } |
| 835 | |
| 836 | smu_data->smc_state_table.LinkLevelCount = |
| 837 | (uint8_t)dpm_table->pcie_speed_table.count; |
| 838 | |
| 839 | /* To Do move to hwmgr */ |
| 840 | data->dpm_level_enable_mask.pcie_dpm_enable_mask = |
| 841 | phm_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table); |
| 842 | |
| 843 | return 0; |
| 844 | } |
| 845 | |
| 846 | |
| 847 | static void polaris10_get_sclk_range_table(struct pp_hwmgr *hwmgr, |
| 848 | SMU74_Discrete_DpmTable *table) |
| 849 | { |
| 850 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 851 | uint32_t i, ref_clk; |
| 852 | |
| 853 | struct pp_atom_ctrl_sclk_range_table range_table_from_vbios = { { {0} } }; |
| 854 | |
| 855 | ref_clk = amdgpu_asic_get_xclk((struct amdgpu_device *)hwmgr->adev)((struct amdgpu_device *)hwmgr->adev)->asic_funcs->get_xclk (((struct amdgpu_device *)hwmgr->adev)); |
| 856 | |
| 857 | if (0 == atomctrl_get_smc_sclk_range_table(hwmgr, &range_table_from_vbios)) { |
| 858 | for (i = 0; i < NUM_SCLK_RANGE8; i++) { |
| 859 | table->SclkFcwRangeTable[i].vco_setting = range_table_from_vbios.entry[i].ucVco_setting; |
| 860 | table->SclkFcwRangeTable[i].postdiv = range_table_from_vbios.entry[i].ucPostdiv; |
| 861 | table->SclkFcwRangeTable[i].fcw_pcc = range_table_from_vbios.entry[i].usFcw_pcc; |
| 862 | |
| 863 | table->SclkFcwRangeTable[i].fcw_trans_upper = range_table_from_vbios.entry[i].usFcw_trans_upper; |
| 864 | table->SclkFcwRangeTable[i].fcw_trans_lower = range_table_from_vbios.entry[i].usRcw_trans_lower; |
| 865 | |
| 866 | CONVERT_FROM_HOST_TO_SMC_US(table->SclkFcwRangeTable[i].fcw_pcc)((table->SclkFcwRangeTable[i].fcw_pcc) = (__uint16_t)(__builtin_constant_p (table->SclkFcwRangeTable[i].fcw_pcc) ? (__uint16_t)(((__uint16_t )(table->SclkFcwRangeTable[i].fcw_pcc) & 0xffU) << 8 | ((__uint16_t)(table->SclkFcwRangeTable[i].fcw_pcc) & 0xff00U) >> 8) : __swap16md(table->SclkFcwRangeTable [i].fcw_pcc))); |
| 867 | CONVERT_FROM_HOST_TO_SMC_US(table->SclkFcwRangeTable[i].fcw_trans_upper)((table->SclkFcwRangeTable[i].fcw_trans_upper) = (__uint16_t )(__builtin_constant_p(table->SclkFcwRangeTable[i].fcw_trans_upper ) ? (__uint16_t)(((__uint16_t)(table->SclkFcwRangeTable[i] .fcw_trans_upper) & 0xffU) << 8 | ((__uint16_t)(table ->SclkFcwRangeTable[i].fcw_trans_upper) & 0xff00U) >> 8) : __swap16md(table->SclkFcwRangeTable[i].fcw_trans_upper ))); |
| 868 | CONVERT_FROM_HOST_TO_SMC_US(table->SclkFcwRangeTable[i].fcw_trans_lower)((table->SclkFcwRangeTable[i].fcw_trans_lower) = (__uint16_t )(__builtin_constant_p(table->SclkFcwRangeTable[i].fcw_trans_lower ) ? (__uint16_t)(((__uint16_t)(table->SclkFcwRangeTable[i] .fcw_trans_lower) & 0xffU) << 8 | ((__uint16_t)(table ->SclkFcwRangeTable[i].fcw_trans_lower) & 0xff00U) >> 8) : __swap16md(table->SclkFcwRangeTable[i].fcw_trans_lower ))); |
| 869 | } |
| 870 | return; |
| 871 | } |
| 872 | |
| 873 | for (i = 0; i < NUM_SCLK_RANGE8; i++) { |
| 874 | smu_data->range_table[i].trans_lower_frequency = (ref_clk * Range_Table[i].fcw_trans_lower) >> Range_Table[i].postdiv; |
| 875 | smu_data->range_table[i].trans_upper_frequency = (ref_clk * Range_Table[i].fcw_trans_upper) >> Range_Table[i].postdiv; |
| 876 | |
| 877 | table->SclkFcwRangeTable[i].vco_setting = Range_Table[i].vco_setting; |
| 878 | table->SclkFcwRangeTable[i].postdiv = Range_Table[i].postdiv; |
| 879 | table->SclkFcwRangeTable[i].fcw_pcc = Range_Table[i].fcw_pcc; |
| 880 | |
| 881 | table->SclkFcwRangeTable[i].fcw_trans_upper = Range_Table[i].fcw_trans_upper; |
| 882 | table->SclkFcwRangeTable[i].fcw_trans_lower = Range_Table[i].fcw_trans_lower; |
| 883 | |
| 884 | CONVERT_FROM_HOST_TO_SMC_US(table->SclkFcwRangeTable[i].fcw_pcc)((table->SclkFcwRangeTable[i].fcw_pcc) = (__uint16_t)(__builtin_constant_p (table->SclkFcwRangeTable[i].fcw_pcc) ? (__uint16_t)(((__uint16_t )(table->SclkFcwRangeTable[i].fcw_pcc) & 0xffU) << 8 | ((__uint16_t)(table->SclkFcwRangeTable[i].fcw_pcc) & 0xff00U) >> 8) : __swap16md(table->SclkFcwRangeTable [i].fcw_pcc))); |
| 885 | CONVERT_FROM_HOST_TO_SMC_US(table->SclkFcwRangeTable[i].fcw_trans_upper)((table->SclkFcwRangeTable[i].fcw_trans_upper) = (__uint16_t )(__builtin_constant_p(table->SclkFcwRangeTable[i].fcw_trans_upper ) ? (__uint16_t)(((__uint16_t)(table->SclkFcwRangeTable[i] .fcw_trans_upper) & 0xffU) << 8 | ((__uint16_t)(table ->SclkFcwRangeTable[i].fcw_trans_upper) & 0xff00U) >> 8) : __swap16md(table->SclkFcwRangeTable[i].fcw_trans_upper ))); |
| 886 | CONVERT_FROM_HOST_TO_SMC_US(table->SclkFcwRangeTable[i].fcw_trans_lower)((table->SclkFcwRangeTable[i].fcw_trans_lower) = (__uint16_t )(__builtin_constant_p(table->SclkFcwRangeTable[i].fcw_trans_lower ) ? (__uint16_t)(((__uint16_t)(table->SclkFcwRangeTable[i] .fcw_trans_lower) & 0xffU) << 8 | ((__uint16_t)(table ->SclkFcwRangeTable[i].fcw_trans_lower) & 0xff00U) >> 8) : __swap16md(table->SclkFcwRangeTable[i].fcw_trans_lower ))); |
| 887 | } |
| 888 | } |
| 889 | |
| 890 | static int polaris10_calculate_sclk_params(struct pp_hwmgr *hwmgr, |
| 891 | uint32_t clock, SMU_SclkSetting *sclk_setting) |
| 892 | { |
| 893 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 894 | const SMU74_Discrete_DpmTable *table = &(smu_data->smc_state_table); |
| 895 | struct pp_atomctrl_clock_dividers_ai dividers; |
| 896 | uint32_t ref_clock; |
| 897 | uint32_t pcc_target_percent, pcc_target_freq, ss_target_percent, ss_target_freq; |
| 898 | uint8_t i; |
| 899 | int result; |
| 900 | uint64_t temp; |
| 901 | |
| 902 | sclk_setting->SclkFrequency = clock; |
| 903 | /* get the engine clock dividers for this clock value */ |
| 904 | result = atomctrl_get_engine_pll_dividers_ai(hwmgr, clock, ÷rs); |
| 905 | if (result == 0) { |
| 906 | sclk_setting->Fcw_int = dividers.usSclk_fcw_int; |
| 907 | sclk_setting->Fcw_frac = dividers.usSclk_fcw_frac; |
| 908 | sclk_setting->Pcc_fcw_int = dividers.usPcc_fcw_int; |
| 909 | sclk_setting->PllRange = dividers.ucSclkPllRange; |
| 910 | sclk_setting->Sclk_slew_rate = 0x400; |
| 911 | sclk_setting->Pcc_up_slew_rate = dividers.usPcc_fcw_slew_frac; |
| 912 | sclk_setting->Pcc_down_slew_rate = 0xffff; |
| 913 | sclk_setting->SSc_En = dividers.ucSscEnable; |
| 914 | sclk_setting->Fcw1_int = dividers.usSsc_fcw1_int; |
| 915 | sclk_setting->Fcw1_frac = dividers.usSsc_fcw1_frac; |
| 916 | sclk_setting->Sclk_ss_slew_rate = dividers.usSsc_fcw_slew_frac; |
| 917 | return result; |
| 918 | } |
| 919 | |
| 920 | ref_clock = amdgpu_asic_get_xclk((struct amdgpu_device *)hwmgr->adev)((struct amdgpu_device *)hwmgr->adev)->asic_funcs->get_xclk (((struct amdgpu_device *)hwmgr->adev)); |
| 921 | |
| 922 | for (i = 0; i < NUM_SCLK_RANGE8; i++) { |
| 923 | if (clock > smu_data->range_table[i].trans_lower_frequency |
| 924 | && clock <= smu_data->range_table[i].trans_upper_frequency) { |
| 925 | sclk_setting->PllRange = i; |
| 926 | break; |
| 927 | } |
| 928 | } |
| 929 | |
| 930 | sclk_setting->Fcw_int = (uint16_t)((clock << table->SclkFcwRangeTable[sclk_setting->PllRange].postdiv) / ref_clock); |
| 931 | temp = clock << table->SclkFcwRangeTable[sclk_setting->PllRange].postdiv; |
| 932 | temp <<= 0x10; |
| 933 | do_div(temp, ref_clock)({ uint32_t __base = (ref_clock); uint32_t __rem = ((uint64_t )(temp)) % __base; (temp) = ((uint64_t)(temp)) / __base; __rem ; }); |
| 934 | sclk_setting->Fcw_frac = temp & 0xffff; |
| 935 | |
| 936 | pcc_target_percent = 10; /* Hardcode 10% for now. */ |
| 937 | pcc_target_freq = clock - (clock * pcc_target_percent / 100); |
| 938 | sclk_setting->Pcc_fcw_int = (uint16_t)((pcc_target_freq << table->SclkFcwRangeTable[sclk_setting->PllRange].postdiv) / ref_clock); |
| 939 | |
| 940 | ss_target_percent = 2; /* Hardcode 2% for now. */ |
| 941 | sclk_setting->SSc_En = 0; |
| 942 | if (ss_target_percent) { |
| 943 | sclk_setting->SSc_En = 1; |
| 944 | ss_target_freq = clock - (clock * ss_target_percent / 100); |
| 945 | sclk_setting->Fcw1_int = (uint16_t)((ss_target_freq << table->SclkFcwRangeTable[sclk_setting->PllRange].postdiv) / ref_clock); |
| 946 | temp = ss_target_freq << table->SclkFcwRangeTable[sclk_setting->PllRange].postdiv; |
| 947 | temp <<= 0x10; |
| 948 | do_div(temp, ref_clock)({ uint32_t __base = (ref_clock); uint32_t __rem = ((uint64_t )(temp)) % __base; (temp) = ((uint64_t)(temp)) / __base; __rem ; }); |
| 949 | sclk_setting->Fcw1_frac = temp & 0xffff; |
| 950 | } |
| 951 | |
| 952 | return 0; |
| 953 | } |
| 954 | |
| 955 | static int polaris10_populate_single_graphic_level(struct pp_hwmgr *hwmgr, |
| 956 | uint32_t clock, struct SMU74_Discrete_GraphicsLevel *level) |
| 957 | { |
| 958 | int result; |
| 959 | /* PP_Clocks minClocks; */ |
| 960 | uint32_t mvdd; |
| 961 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 962 | struct phm_ppt_v1_information *table_info = |
| 963 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 964 | SMU_SclkSetting curr_sclk_setting = { 0 }; |
| 965 | phm_ppt_v1_clock_voltage_dependency_table *vdd_dep_table = NULL((void *)0); |
| 966 | |
| 967 | result = polaris10_calculate_sclk_params(hwmgr, clock, &curr_sclk_setting); |
| 968 | |
| 969 | if (hwmgr->od_enabled) |
| 970 | vdd_dep_table = (phm_ppt_v1_clock_voltage_dependency_table *)&data->odn_dpm_table.vdd_dependency_on_sclk; |
| 971 | else |
| 972 | vdd_dep_table = table_info->vdd_dep_on_sclk; |
| 973 | |
| 974 | /* populate graphics levels */ |
| 975 | result = polaris10_get_dependency_volt_by_clk(hwmgr, |
| 976 | vdd_dep_table, clock, |
| 977 | &level->MinVoltage, &mvdd); |
| 978 | |
| 979 | PP_ASSERT_WITH_CODE((0 == result),do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find VDDC voltage value for " "VDDC engine clock dependency table" ); return result; } } while (0) |
| 980 | "can not find VDDC voltage value for "do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find VDDC voltage value for " "VDDC engine clock dependency table" ); return result; } } while (0) |
| 981 | "VDDC engine clock dependency table",do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find VDDC voltage value for " "VDDC engine clock dependency table" ); return result; } } while (0) |
| 982 | return result)do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find VDDC voltage value for " "VDDC engine clock dependency table" ); return result; } } while (0); |
| 983 | level->ActivityLevel = data->current_profile_setting.sclk_activity; |
| 984 | |
| 985 | level->CcPwrDynRm = 0; |
| 986 | level->CcPwrDynRm1 = 0; |
| 987 | level->EnabledForActivity = 0; |
| 988 | level->EnabledForThrottle = 1; |
| 989 | level->UpHyst = data->current_profile_setting.sclk_up_hyst; |
| 990 | level->DownHyst = data->current_profile_setting.sclk_down_hyst; |
| 991 | level->VoltageDownHyst = 0; |
| 992 | level->PowerThrottle = 0; |
| 993 | data->display_timing.min_clock_in_sr = hwmgr->display_config->min_core_set_clock_in_sr; |
| 994 | |
| 995 | if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_SclkDeepSleep)) |
| 996 | level->DeepSleepDivId = smu7_get_sleep_divider_id_from_clock(clock, |
| 997 | hwmgr->display_config->min_core_set_clock_in_sr); |
| 998 | |
| 999 | /* Default to slow, highest DPM level will be |
| 1000 | * set to PPSMC_DISPLAY_WATERMARK_LOW later. |
| 1001 | */ |
| 1002 | if (data->update_up_hyst) |
| 1003 | level->UpHyst = (uint8_t)data->up_hyst; |
| 1004 | if (data->update_down_hyst) |
| 1005 | level->DownHyst = (uint8_t)data->down_hyst; |
| 1006 | |
| 1007 | level->SclkSetting = curr_sclk_setting; |
| 1008 | |
| 1009 | CONVERT_FROM_HOST_TO_SMC_UL(level->MinVoltage)((level->MinVoltage) = (__uint32_t)(__builtin_constant_p(level ->MinVoltage) ? (__uint32_t)(((__uint32_t)(level->MinVoltage ) & 0xff) << 24 | ((__uint32_t)(level->MinVoltage ) & 0xff00) << 8 | ((__uint32_t)(level->MinVoltage ) & 0xff0000) >> 8 | ((__uint32_t)(level->MinVoltage ) & 0xff000000) >> 24) : __swap32md(level->MinVoltage ))); |
| 1010 | CONVERT_FROM_HOST_TO_SMC_UL(level->CcPwrDynRm)((level->CcPwrDynRm) = (__uint32_t)(__builtin_constant_p(level ->CcPwrDynRm) ? (__uint32_t)(((__uint32_t)(level->CcPwrDynRm ) & 0xff) << 24 | ((__uint32_t)(level->CcPwrDynRm ) & 0xff00) << 8 | ((__uint32_t)(level->CcPwrDynRm ) & 0xff0000) >> 8 | ((__uint32_t)(level->CcPwrDynRm ) & 0xff000000) >> 24) : __swap32md(level->CcPwrDynRm ))); |
| 1011 | CONVERT_FROM_HOST_TO_SMC_UL(level->CcPwrDynRm1)((level->CcPwrDynRm1) = (__uint32_t)(__builtin_constant_p( level->CcPwrDynRm1) ? (__uint32_t)(((__uint32_t)(level-> CcPwrDynRm1) & 0xff) << 24 | ((__uint32_t)(level-> CcPwrDynRm1) & 0xff00) << 8 | ((__uint32_t)(level-> CcPwrDynRm1) & 0xff0000) >> 8 | ((__uint32_t)(level ->CcPwrDynRm1) & 0xff000000) >> 24) : __swap32md (level->CcPwrDynRm1))); |
| 1012 | CONVERT_FROM_HOST_TO_SMC_US(level->ActivityLevel)((level->ActivityLevel) = (__uint16_t)(__builtin_constant_p (level->ActivityLevel) ? (__uint16_t)(((__uint16_t)(level-> ActivityLevel) & 0xffU) << 8 | ((__uint16_t)(level-> ActivityLevel) & 0xff00U) >> 8) : __swap16md(level-> ActivityLevel))); |
| 1013 | CONVERT_FROM_HOST_TO_SMC_UL(level->SclkSetting.SclkFrequency)((level->SclkSetting.SclkFrequency) = (__uint32_t)(__builtin_constant_p (level->SclkSetting.SclkFrequency) ? (__uint32_t)(((__uint32_t )(level->SclkSetting.SclkFrequency) & 0xff) << 24 | ((__uint32_t)(level->SclkSetting.SclkFrequency) & 0xff00 ) << 8 | ((__uint32_t)(level->SclkSetting.SclkFrequency ) & 0xff0000) >> 8 | ((__uint32_t)(level->SclkSetting .SclkFrequency) & 0xff000000) >> 24) : __swap32md(level ->SclkSetting.SclkFrequency))); |
| 1014 | CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Fcw_int)((level->SclkSetting.Fcw_int) = (__uint16_t)(__builtin_constant_p (level->SclkSetting.Fcw_int) ? (__uint16_t)(((__uint16_t)( level->SclkSetting.Fcw_int) & 0xffU) << 8 | ((__uint16_t )(level->SclkSetting.Fcw_int) & 0xff00U) >> 8) : __swap16md(level->SclkSetting.Fcw_int))); |
| 1015 | CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Fcw_frac)((level->SclkSetting.Fcw_frac) = (__uint16_t)(__builtin_constant_p (level->SclkSetting.Fcw_frac) ? (__uint16_t)(((__uint16_t) (level->SclkSetting.Fcw_frac) & 0xffU) << 8 | (( __uint16_t)(level->SclkSetting.Fcw_frac) & 0xff00U) >> 8) : __swap16md(level->SclkSetting.Fcw_frac))); |
| 1016 | CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Pcc_fcw_int)((level->SclkSetting.Pcc_fcw_int) = (__uint16_t)(__builtin_constant_p (level->SclkSetting.Pcc_fcw_int) ? (__uint16_t)(((__uint16_t )(level->SclkSetting.Pcc_fcw_int) & 0xffU) << 8 | ((__uint16_t)(level->SclkSetting.Pcc_fcw_int) & 0xff00U ) >> 8) : __swap16md(level->SclkSetting.Pcc_fcw_int) )); |
| 1017 | CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Sclk_slew_rate)((level->SclkSetting.Sclk_slew_rate) = (__uint16_t)(__builtin_constant_p (level->SclkSetting.Sclk_slew_rate) ? (__uint16_t)(((__uint16_t )(level->SclkSetting.Sclk_slew_rate) & 0xffU) << 8 | ((__uint16_t)(level->SclkSetting.Sclk_slew_rate) & 0xff00U) >> 8) : __swap16md(level->SclkSetting.Sclk_slew_rate ))); |
| 1018 | CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Pcc_up_slew_rate)((level->SclkSetting.Pcc_up_slew_rate) = (__uint16_t)(__builtin_constant_p (level->SclkSetting.Pcc_up_slew_rate) ? (__uint16_t)(((__uint16_t )(level->SclkSetting.Pcc_up_slew_rate) & 0xffU) << 8 | ((__uint16_t)(level->SclkSetting.Pcc_up_slew_rate) & 0xff00U) >> 8) : __swap16md(level->SclkSetting.Pcc_up_slew_rate ))); |
| 1019 | CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Pcc_down_slew_rate)((level->SclkSetting.Pcc_down_slew_rate) = (__uint16_t)(__builtin_constant_p (level->SclkSetting.Pcc_down_slew_rate) ? (__uint16_t)(((__uint16_t )(level->SclkSetting.Pcc_down_slew_rate) & 0xffU) << 8 | ((__uint16_t)(level->SclkSetting.Pcc_down_slew_rate) & 0xff00U) >> 8) : __swap16md(level->SclkSetting.Pcc_down_slew_rate ))); |
| 1020 | CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Fcw1_int)((level->SclkSetting.Fcw1_int) = (__uint16_t)(__builtin_constant_p (level->SclkSetting.Fcw1_int) ? (__uint16_t)(((__uint16_t) (level->SclkSetting.Fcw1_int) & 0xffU) << 8 | (( __uint16_t)(level->SclkSetting.Fcw1_int) & 0xff00U) >> 8) : __swap16md(level->SclkSetting.Fcw1_int))); |
| 1021 | CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Fcw1_frac)((level->SclkSetting.Fcw1_frac) = (__uint16_t)(__builtin_constant_p (level->SclkSetting.Fcw1_frac) ? (__uint16_t)(((__uint16_t )(level->SclkSetting.Fcw1_frac) & 0xffU) << 8 | ( (__uint16_t)(level->SclkSetting.Fcw1_frac) & 0xff00U) >> 8) : __swap16md(level->SclkSetting.Fcw1_frac))); |
| 1022 | CONVERT_FROM_HOST_TO_SMC_US(level->SclkSetting.Sclk_ss_slew_rate)((level->SclkSetting.Sclk_ss_slew_rate) = (__uint16_t)(__builtin_constant_p (level->SclkSetting.Sclk_ss_slew_rate) ? (__uint16_t)(((__uint16_t )(level->SclkSetting.Sclk_ss_slew_rate) & 0xffU) << 8 | ((__uint16_t)(level->SclkSetting.Sclk_ss_slew_rate) & 0xff00U) >> 8) : __swap16md(level->SclkSetting.Sclk_ss_slew_rate ))); |
| 1023 | return 0; |
| 1024 | } |
| 1025 | |
| 1026 | static void polaris10_get_vddc_shared_railinfo(struct pp_hwmgr *hwmgr) |
| 1027 | { |
| 1028 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 1029 | SMU74_Discrete_DpmTable *table = &(smu_data->smc_state_table); |
| 1030 | uint8_t shared_rail; |
| 1031 | |
| 1032 | if (!atomctrl_get_vddc_shared_railinfo(hwmgr, &shared_rail)) |
| 1033 | table->SharedRails = shared_rail; |
| 1034 | } |
| 1035 | |
| 1036 | static int polaris10_populate_all_graphic_levels(struct pp_hwmgr *hwmgr) |
| 1037 | { |
| 1038 | struct smu7_hwmgr *hw_data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1039 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 1040 | struct smu7_dpm_table *dpm_table = &hw_data->dpm_table; |
| 1041 | struct phm_ppt_v1_information *table_info = |
| 1042 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 1043 | struct phm_ppt_v1_pcie_table *pcie_table = table_info->pcie_table; |
| 1044 | uint8_t pcie_entry_cnt = (uint8_t) hw_data->dpm_table.pcie_speed_table.count; |
| 1045 | int result = 0; |
| 1046 | uint32_t array = smu_data->smu7_data.dpm_table_start + |
| 1047 | offsetof(SMU74_Discrete_DpmTable, GraphicsLevel)__builtin_offsetof(SMU74_Discrete_DpmTable, GraphicsLevel); |
| 1048 | uint32_t array_size = sizeof(struct SMU74_Discrete_GraphicsLevel) * |
| 1049 | SMU74_MAX_LEVELS_GRAPHICS8; |
| 1050 | struct SMU74_Discrete_GraphicsLevel *levels = |
| 1051 | smu_data->smc_state_table.GraphicsLevel; |
| 1052 | uint32_t i, max_entry; |
| 1053 | uint8_t hightest_pcie_level_enabled = 0, |
| 1054 | lowest_pcie_level_enabled = 0, |
| 1055 | mid_pcie_level_enabled = 0, |
| 1056 | count = 0; |
| 1057 | struct amdgpu_device *adev = hwmgr->adev; |
| 1058 | pp_atomctrl_clock_dividers_vi dividers; |
| 1059 | uint32_t dpm0_sclkfrequency = levels[0].SclkSetting.SclkFrequency; |
| 1060 | |
| 1061 | if (ASICID_IS_P20(adev->pdev->device, adev->pdev->revision)(((adev->pdev->device == 0x67DF) && ((adev-> pdev->revision == 0xE3) || (adev->pdev->revision == 0xE4 ) || (adev->pdev->revision == 0xE5) || (adev->pdev-> revision == 0xE7) || (adev->pdev->revision == 0xEF))) || ((adev->pdev->device == 0x6FDF) && ((adev-> pdev->revision == 0xE7) || (adev->pdev->revision == 0xEF ) || (adev->pdev->revision == 0xFF)))) || |
| 1062 | ASICID_IS_P30(adev->pdev->device, adev->pdev->revision)((adev->pdev->device == 0x67DF) && ((adev->pdev ->revision == 0xE1) || (adev->pdev->revision == 0xF7 )))) |
| 1063 | polaris10_get_vddc_shared_railinfo(hwmgr); |
| 1064 | |
| 1065 | polaris10_get_sclk_range_table(hwmgr, &(smu_data->smc_state_table)); |
| 1066 | |
| 1067 | for (i = 0; i < dpm_table->sclk_table.count; i++) { |
| 1068 | |
| 1069 | result = polaris10_populate_single_graphic_level(hwmgr, |
| 1070 | dpm_table->sclk_table.dpm_levels[i].value, |
| 1071 | &(smu_data->smc_state_table.GraphicsLevel[i])); |
| 1072 | if (result) |
| 1073 | return result; |
| 1074 | |
| 1075 | /* Making sure only DPM level 0-1 have Deep Sleep Div ID populated. */ |
| 1076 | if (i > 1) |
| 1077 | levels[i].DeepSleepDivId = 0; |
| 1078 | } |
| 1079 | if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, |
| 1080 | PHM_PlatformCaps_SPLLShutdownSupport)) { |
| 1081 | smu_data->smc_state_table.GraphicsLevel[0].SclkSetting.SSc_En = 0; |
| 1082 | if (dpm0_sclkfrequency != levels[0].SclkSetting.SclkFrequency) { |
| 1083 | result = atomctrl_get_dfs_pll_dividers_vi(hwmgr, |
| 1084 | dpm_table->sclk_table.dpm_levels[0].value, |
| 1085 | ÷rs); |
| 1086 | PP_ASSERT_WITH_CODE((0 == result),do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for sclk"); return result; } } while (0) |
| 1087 | "can not find divide id for sclk",do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for sclk"); return result; } } while (0) |
| 1088 | return result)do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for sclk"); return result; } } while (0); |
| 1089 | smum_send_msg_to_smc_with_parameter(hwmgr, |
| 1090 | PPSMC_MSG_SetGpuPllDfsForSclk((uint16_t) 0x300), |
| 1091 | dividers.real_clock < dpm_table->sclk_table.dpm_levels[0].value ? |
| 1092 | dividers.pll_post_divider - 1 : dividers.pll_post_divider, |
| 1093 | NULL((void *)0)); |
| 1094 | } |
| 1095 | } |
| 1096 | |
| 1097 | smu_data->smc_state_table.GraphicsDpmLevelCount = |
| 1098 | (uint8_t)dpm_table->sclk_table.count; |
| 1099 | hw_data->dpm_level_enable_mask.sclk_dpm_enable_mask = |
| 1100 | phm_get_dpm_level_enable_mask_value(&dpm_table->sclk_table); |
| 1101 | |
| 1102 | for (i = 0; i < smu_data->smc_state_table.GraphicsDpmLevelCount; i++) |
| 1103 | smu_data->smc_state_table.GraphicsLevel[i].EnabledForActivity = |
| 1104 | (hw_data->dpm_level_enable_mask.sclk_dpm_enable_mask & (1 << i)) >> i; |
| 1105 | |
| 1106 | if (pcie_table != NULL((void *)0)) { |
| 1107 | PP_ASSERT_WITH_CODE((1 <= pcie_entry_cnt),do { if (!((1 <= pcie_entry_cnt))) { printk("\0014" "amdgpu: " "%s\n", "There must be 1 or more PCIE levels defined in PPTable." ); return -22; } } while (0) |
| 1108 | "There must be 1 or more PCIE levels defined in PPTable.",do { if (!((1 <= pcie_entry_cnt))) { printk("\0014" "amdgpu: " "%s\n", "There must be 1 or more PCIE levels defined in PPTable." ); return -22; } } while (0) |
| 1109 | return -EINVAL)do { if (!((1 <= pcie_entry_cnt))) { printk("\0014" "amdgpu: " "%s\n", "There must be 1 or more PCIE levels defined in PPTable." ); return -22; } } while (0); |
| 1110 | max_entry = pcie_entry_cnt - 1; |
| 1111 | for (i = 0; i < dpm_table->sclk_table.count; i++) |
| 1112 | levels[i].pcieDpmLevel = |
| 1113 | (uint8_t) ((i < max_entry) ? i : max_entry); |
| 1114 | } else { |
| 1115 | while (hw_data->dpm_level_enable_mask.pcie_dpm_enable_mask && |
| 1116 | ((hw_data->dpm_level_enable_mask.pcie_dpm_enable_mask & |
| 1117 | (1 << (hightest_pcie_level_enabled + 1))) != 0)) |
| 1118 | hightest_pcie_level_enabled++; |
| 1119 | |
| 1120 | while (hw_data->dpm_level_enable_mask.pcie_dpm_enable_mask && |
| 1121 | ((hw_data->dpm_level_enable_mask.pcie_dpm_enable_mask & |
| 1122 | (1 << lowest_pcie_level_enabled)) == 0)) |
| 1123 | lowest_pcie_level_enabled++; |
| 1124 | |
| 1125 | while ((count < hightest_pcie_level_enabled) && |
| 1126 | ((hw_data->dpm_level_enable_mask.pcie_dpm_enable_mask & |
| 1127 | (1 << (lowest_pcie_level_enabled + 1 + count))) == 0)) |
| 1128 | count++; |
| 1129 | |
| 1130 | mid_pcie_level_enabled = (lowest_pcie_level_enabled + 1 + count) < |
| 1131 | hightest_pcie_level_enabled ? |
| 1132 | (lowest_pcie_level_enabled + 1 + count) : |
| 1133 | hightest_pcie_level_enabled; |
| 1134 | |
| 1135 | /* set pcieDpmLevel to hightest_pcie_level_enabled */ |
| 1136 | for (i = 2; i < dpm_table->sclk_table.count; i++) |
| 1137 | levels[i].pcieDpmLevel = hightest_pcie_level_enabled; |
| 1138 | |
| 1139 | /* set pcieDpmLevel to lowest_pcie_level_enabled */ |
| 1140 | levels[0].pcieDpmLevel = lowest_pcie_level_enabled; |
| 1141 | |
| 1142 | /* set pcieDpmLevel to mid_pcie_level_enabled */ |
| 1143 | levels[1].pcieDpmLevel = mid_pcie_level_enabled; |
| 1144 | } |
| 1145 | /* level count will send to smc once at init smc table and never change */ |
| 1146 | result = smu7_copy_bytes_to_smc(hwmgr, array, (uint8_t *)levels, |
| 1147 | (uint32_t)array_size, SMC_RAM_END0x40000); |
| 1148 | |
| 1149 | return result; |
| 1150 | } |
| 1151 | |
| 1152 | |
| 1153 | static int polaris10_populate_single_memory_level(struct pp_hwmgr *hwmgr, |
| 1154 | uint32_t clock, struct SMU74_Discrete_MemoryLevel *mem_level) |
| 1155 | { |
| 1156 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1157 | struct phm_ppt_v1_information *table_info = |
| 1158 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 1159 | int result = 0; |
| 1160 | uint32_t mclk_stutter_mode_threshold = 40000; |
| 1161 | phm_ppt_v1_clock_voltage_dependency_table *vdd_dep_table = NULL((void *)0); |
| 1162 | |
| 1163 | |
| 1164 | if (hwmgr->od_enabled) |
| 1165 | vdd_dep_table = (phm_ppt_v1_clock_voltage_dependency_table *)&data->odn_dpm_table.vdd_dependency_on_mclk; |
| 1166 | else |
| 1167 | vdd_dep_table = table_info->vdd_dep_on_mclk; |
| 1168 | |
| 1169 | if (vdd_dep_table) { |
| 1170 | result = polaris10_get_dependency_volt_by_clk(hwmgr, |
| 1171 | vdd_dep_table, clock, |
| 1172 | &mem_level->MinVoltage, &mem_level->MinMvdd); |
| 1173 | PP_ASSERT_WITH_CODE((0 == result),do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find MinVddc voltage value from memory " "VDDC voltage dependency table" ); return result; } } while (0) |
| 1174 | "can not find MinVddc voltage value from memory "do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find MinVddc voltage value from memory " "VDDC voltage dependency table" ); return result; } } while (0) |
| 1175 | "VDDC voltage dependency table", return result)do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find MinVddc voltage value from memory " "VDDC voltage dependency table" ); return result; } } while (0); |
| 1176 | } |
| 1177 | |
| 1178 | mem_level->MclkFrequency = clock; |
| 1179 | mem_level->EnabledForThrottle = 1; |
| 1180 | mem_level->EnabledForActivity = 0; |
| 1181 | mem_level->UpHyst = data->current_profile_setting.mclk_up_hyst; |
| 1182 | mem_level->DownHyst = data->current_profile_setting.mclk_down_hyst; |
| 1183 | mem_level->VoltageDownHyst = 0; |
| 1184 | mem_level->ActivityLevel = data->current_profile_setting.mclk_activity; |
| 1185 | mem_level->StutterEnable = false0; |
| 1186 | mem_level->DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW0; |
| 1187 | |
| 1188 | data->display_timing.num_existing_displays = hwmgr->display_config->num_display; |
| 1189 | data->display_timing.vrefresh = hwmgr->display_config->vrefresh; |
| 1190 | |
| 1191 | if (mclk_stutter_mode_threshold && |
| 1192 | (clock <= mclk_stutter_mode_threshold) && |
| 1193 | (PHM_READ_FIELD(hwmgr->device, DPG_PIPE_STUTTER_CONTROL,((((((struct cgs_device *)hwmgr->device)->ops->read_register (hwmgr->device,0x1b35))) & 0x1) >> 0x0) |
| 1194 | STUTTER_ENABLE)((((((struct cgs_device *)hwmgr->device)->ops->read_register (hwmgr->device,0x1b35))) & 0x1) >> 0x0) & 0x1) && |
| 1195 | (data->display_timing.num_existing_displays <= 2) && |
| 1196 | data->display_timing.num_existing_displays) |
| 1197 | mem_level->StutterEnable = true1; |
| 1198 | |
| 1199 | if (!result) { |
| 1200 | CONVERT_FROM_HOST_TO_SMC_UL(mem_level->MinMvdd)((mem_level->MinMvdd) = (__uint32_t)(__builtin_constant_p( mem_level->MinMvdd) ? (__uint32_t)(((__uint32_t)(mem_level ->MinMvdd) & 0xff) << 24 | ((__uint32_t)(mem_level ->MinMvdd) & 0xff00) << 8 | ((__uint32_t)(mem_level ->MinMvdd) & 0xff0000) >> 8 | ((__uint32_t)(mem_level ->MinMvdd) & 0xff000000) >> 24) : __swap32md(mem_level ->MinMvdd))); |
| 1201 | CONVERT_FROM_HOST_TO_SMC_UL(mem_level->MclkFrequency)((mem_level->MclkFrequency) = (__uint32_t)(__builtin_constant_p (mem_level->MclkFrequency) ? (__uint32_t)(((__uint32_t)(mem_level ->MclkFrequency) & 0xff) << 24 | ((__uint32_t)(mem_level ->MclkFrequency) & 0xff00) << 8 | ((__uint32_t)( mem_level->MclkFrequency) & 0xff0000) >> 8 | ((__uint32_t )(mem_level->MclkFrequency) & 0xff000000) >> 24) : __swap32md(mem_level->MclkFrequency))); |
| 1202 | CONVERT_FROM_HOST_TO_SMC_US(mem_level->ActivityLevel)((mem_level->ActivityLevel) = (__uint16_t)(__builtin_constant_p (mem_level->ActivityLevel) ? (__uint16_t)(((__uint16_t)(mem_level ->ActivityLevel) & 0xffU) << 8 | ((__uint16_t)(mem_level ->ActivityLevel) & 0xff00U) >> 8) : __swap16md(mem_level ->ActivityLevel))); |
| 1203 | CONVERT_FROM_HOST_TO_SMC_UL(mem_level->MinVoltage)((mem_level->MinVoltage) = (__uint32_t)(__builtin_constant_p (mem_level->MinVoltage) ? (__uint32_t)(((__uint32_t)(mem_level ->MinVoltage) & 0xff) << 24 | ((__uint32_t)(mem_level ->MinVoltage) & 0xff00) << 8 | ((__uint32_t)(mem_level ->MinVoltage) & 0xff0000) >> 8 | ((__uint32_t)(mem_level ->MinVoltage) & 0xff000000) >> 24) : __swap32md( mem_level->MinVoltage))); |
| 1204 | } |
| 1205 | return result; |
| 1206 | } |
| 1207 | |
| 1208 | static int polaris10_populate_all_memory_levels(struct pp_hwmgr *hwmgr) |
| 1209 | { |
| 1210 | struct smu7_hwmgr *hw_data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1211 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 1212 | struct smu7_dpm_table *dpm_table = &hw_data->dpm_table; |
| 1213 | int result; |
| 1214 | /* populate MCLK dpm table to SMU7 */ |
| 1215 | uint32_t array = smu_data->smu7_data.dpm_table_start + |
| 1216 | offsetof(SMU74_Discrete_DpmTable, MemoryLevel)__builtin_offsetof(SMU74_Discrete_DpmTable, MemoryLevel); |
| 1217 | uint32_t array_size = sizeof(SMU74_Discrete_MemoryLevel) * |
| 1218 | SMU74_MAX_LEVELS_MEMORY4; |
| 1219 | struct SMU74_Discrete_MemoryLevel *levels = |
| 1220 | smu_data->smc_state_table.MemoryLevel; |
| 1221 | uint32_t i; |
| 1222 | |
| 1223 | for (i = 0; i < dpm_table->mclk_table.count; i++) { |
| 1224 | PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value),do { if (!((0 != dpm_table->mclk_table.dpm_levels[i].value ))) { printk("\0014" "amdgpu: " "%s\n", "can not populate memory level as memory clock is zero" ); return -22; } } while (0) |
| 1225 | "can not populate memory level as memory clock is zero",do { if (!((0 != dpm_table->mclk_table.dpm_levels[i].value ))) { printk("\0014" "amdgpu: " "%s\n", "can not populate memory level as memory clock is zero" ); return -22; } } while (0) |
| 1226 | return -EINVAL)do { if (!((0 != dpm_table->mclk_table.dpm_levels[i].value ))) { printk("\0014" "amdgpu: " "%s\n", "can not populate memory level as memory clock is zero" ); return -22; } } while (0); |
| 1227 | result = polaris10_populate_single_memory_level(hwmgr, |
| 1228 | dpm_table->mclk_table.dpm_levels[i].value, |
| 1229 | &levels[i]); |
| 1230 | if (i == dpm_table->mclk_table.count - 1) |
| 1231 | levels[i].DisplayWatermark = PPSMC_DISPLAY_WATERMARK_HIGH1; |
| 1232 | if (result) |
| 1233 | return result; |
| 1234 | } |
| 1235 | |
| 1236 | smu_data->smc_state_table.MemoryDpmLevelCount = |
| 1237 | (uint8_t)dpm_table->mclk_table.count; |
| 1238 | hw_data->dpm_level_enable_mask.mclk_dpm_enable_mask = |
| 1239 | phm_get_dpm_level_enable_mask_value(&dpm_table->mclk_table); |
| 1240 | |
| 1241 | for (i = 0; i < smu_data->smc_state_table.MemoryDpmLevelCount; i++) |
| 1242 | smu_data->smc_state_table.MemoryLevel[i].EnabledForActivity = |
| 1243 | (hw_data->dpm_level_enable_mask.mclk_dpm_enable_mask & (1 << i)) >> i; |
| 1244 | |
| 1245 | /* level count will send to smc once at init smc table and never change */ |
| 1246 | result = smu7_copy_bytes_to_smc(hwmgr, array, (uint8_t *)levels, |
| 1247 | (uint32_t)array_size, SMC_RAM_END0x40000); |
| 1248 | |
| 1249 | return result; |
| 1250 | } |
| 1251 | |
| 1252 | static int polaris10_populate_mvdd_value(struct pp_hwmgr *hwmgr, |
| 1253 | uint32_t mclk, SMIO_Pattern *smio_pat) |
| 1254 | { |
| 1255 | const struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1256 | struct phm_ppt_v1_information *table_info = |
| 1257 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 1258 | uint32_t i = 0; |
| 1259 | |
| 1260 | if (SMU7_VOLTAGE_CONTROL_NONE0x0 != data->mvdd_control) { |
| 1261 | /* find mvdd value which clock is more than request */ |
| 1262 | for (i = 0; i < table_info->vdd_dep_on_mclk->count; i++) { |
| 1263 | if (mclk <= table_info->vdd_dep_on_mclk->entries[i].clk) { |
| 1264 | smio_pat->Voltage = data->mvdd_voltage_table.entries[i].value; |
| 1265 | break; |
| 1266 | } |
| 1267 | } |
| 1268 | PP_ASSERT_WITH_CODE(i < table_info->vdd_dep_on_mclk->count,do { if (!(i < table_info->vdd_dep_on_mclk->count)) { printk("\0014" "amdgpu: " "%s\n", "MVDD Voltage is outside the supported range." ); return -22; } } while (0) |
| 1269 | "MVDD Voltage is outside the supported range.",do { if (!(i < table_info->vdd_dep_on_mclk->count)) { printk("\0014" "amdgpu: " "%s\n", "MVDD Voltage is outside the supported range." ); return -22; } } while (0) |
| 1270 | return -EINVAL)do { if (!(i < table_info->vdd_dep_on_mclk->count)) { printk("\0014" "amdgpu: " "%s\n", "MVDD Voltage is outside the supported range." ); return -22; } } while (0); |
| 1271 | } else |
| 1272 | return -EINVAL22; |
| 1273 | |
| 1274 | return 0; |
| 1275 | } |
| 1276 | |
| 1277 | static int polaris10_populate_smc_acpi_level(struct pp_hwmgr *hwmgr, |
| 1278 | SMU74_Discrete_DpmTable *table) |
| 1279 | { |
| 1280 | int result = 0; |
| 1281 | uint32_t sclk_frequency; |
| 1282 | const struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1283 | struct phm_ppt_v1_information *table_info = |
| 1284 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 1285 | SMIO_Pattern vol_level; |
| 1286 | uint32_t mvdd; |
| 1287 | |
| 1288 | table->ACPILevel.Flags &= ~PPSMC_SWSTATE_FLAG_DC0x01; |
| 1289 | |
| 1290 | /* Get MinVoltage and Frequency from DPM0, |
| 1291 | * already converted to SMC_UL */ |
| 1292 | sclk_frequency = data->vbios_boot_state.sclk_bootup_value; |
| 1293 | result = polaris10_get_dependency_volt_by_clk(hwmgr, |
| 1294 | table_info->vdd_dep_on_sclk, |
| 1295 | sclk_frequency, |
| 1296 | &table->ACPILevel.MinVoltage, &mvdd); |
| 1297 | PP_ASSERT_WITH_CODE((0 == result),do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "Cannot find ACPI VDDC voltage value " "in Clock Dependency Table" ); ; } } while (0) |
| 1298 | "Cannot find ACPI VDDC voltage value "do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "Cannot find ACPI VDDC voltage value " "in Clock Dependency Table" ); ; } } while (0) |
| 1299 | "in Clock Dependency Table",do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "Cannot find ACPI VDDC voltage value " "in Clock Dependency Table" ); ; } } while (0) |
| 1300 | )do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "Cannot find ACPI VDDC voltage value " "in Clock Dependency Table" ); ; } } while (0); |
| 1301 | |
| 1302 | result = polaris10_calculate_sclk_params(hwmgr, sclk_frequency, &(table->ACPILevel.SclkSetting)); |
| 1303 | PP_ASSERT_WITH_CODE(result == 0, "Error retrieving Engine Clock dividers from VBIOS.", return result)do { if (!(result == 0)) { printk("\0014" "amdgpu: " "%s\n", "Error retrieving Engine Clock dividers from VBIOS." ); return result; } } while (0); |
| 1304 | |
| 1305 | table->ACPILevel.DeepSleepDivId = 0; |
| 1306 | table->ACPILevel.CcPwrDynRm = 0; |
| 1307 | table->ACPILevel.CcPwrDynRm1 = 0; |
| 1308 | |
| 1309 | CONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.Flags)((table->ACPILevel.Flags) = (__uint32_t)(__builtin_constant_p (table->ACPILevel.Flags) ? (__uint32_t)(((__uint32_t)(table ->ACPILevel.Flags) & 0xff) << 24 | ((__uint32_t) (table->ACPILevel.Flags) & 0xff00) << 8 | ((__uint32_t )(table->ACPILevel.Flags) & 0xff0000) >> 8 | ((__uint32_t )(table->ACPILevel.Flags) & 0xff000000) >> 24) : __swap32md(table->ACPILevel.Flags))); |
| 1310 | CONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.MinVoltage)((table->ACPILevel.MinVoltage) = (__uint32_t)(__builtin_constant_p (table->ACPILevel.MinVoltage) ? (__uint32_t)(((__uint32_t) (table->ACPILevel.MinVoltage) & 0xff) << 24 | (( __uint32_t)(table->ACPILevel.MinVoltage) & 0xff00) << 8 | ((__uint32_t)(table->ACPILevel.MinVoltage) & 0xff0000 ) >> 8 | ((__uint32_t)(table->ACPILevel.MinVoltage) & 0xff000000) >> 24) : __swap32md(table->ACPILevel.MinVoltage ))); |
| 1311 | CONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CcPwrDynRm)((table->ACPILevel.CcPwrDynRm) = (__uint32_t)(__builtin_constant_p (table->ACPILevel.CcPwrDynRm) ? (__uint32_t)(((__uint32_t) (table->ACPILevel.CcPwrDynRm) & 0xff) << 24 | (( __uint32_t)(table->ACPILevel.CcPwrDynRm) & 0xff00) << 8 | ((__uint32_t)(table->ACPILevel.CcPwrDynRm) & 0xff0000 ) >> 8 | ((__uint32_t)(table->ACPILevel.CcPwrDynRm) & 0xff000000) >> 24) : __swap32md(table->ACPILevel.CcPwrDynRm ))); |
| 1312 | CONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.CcPwrDynRm1)((table->ACPILevel.CcPwrDynRm1) = (__uint32_t)(__builtin_constant_p (table->ACPILevel.CcPwrDynRm1) ? (__uint32_t)(((__uint32_t )(table->ACPILevel.CcPwrDynRm1) & 0xff) << 24 | ( (__uint32_t)(table->ACPILevel.CcPwrDynRm1) & 0xff00) << 8 | ((__uint32_t)(table->ACPILevel.CcPwrDynRm1) & 0xff0000 ) >> 8 | ((__uint32_t)(table->ACPILevel.CcPwrDynRm1) & 0xff000000) >> 24) : __swap32md(table->ACPILevel .CcPwrDynRm1))); |
| 1313 | |
| 1314 | CONVERT_FROM_HOST_TO_SMC_UL(table->ACPILevel.SclkSetting.SclkFrequency)((table->ACPILevel.SclkSetting.SclkFrequency) = (__uint32_t )(__builtin_constant_p(table->ACPILevel.SclkSetting.SclkFrequency ) ? (__uint32_t)(((__uint32_t)(table->ACPILevel.SclkSetting .SclkFrequency) & 0xff) << 24 | ((__uint32_t)(table ->ACPILevel.SclkSetting.SclkFrequency) & 0xff00) << 8 | ((__uint32_t)(table->ACPILevel.SclkSetting.SclkFrequency ) & 0xff0000) >> 8 | ((__uint32_t)(table->ACPILevel .SclkSetting.SclkFrequency) & 0xff000000) >> 24) : __swap32md (table->ACPILevel.SclkSetting.SclkFrequency))); |
| 1315 | CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Fcw_int)((table->ACPILevel.SclkSetting.Fcw_int) = (__uint16_t)(__builtin_constant_p (table->ACPILevel.SclkSetting.Fcw_int) ? (__uint16_t)(((__uint16_t )(table->ACPILevel.SclkSetting.Fcw_int) & 0xffU) << 8 | ((__uint16_t)(table->ACPILevel.SclkSetting.Fcw_int) & 0xff00U) >> 8) : __swap16md(table->ACPILevel.SclkSetting .Fcw_int))); |
| 1316 | CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Fcw_frac)((table->ACPILevel.SclkSetting.Fcw_frac) = (__uint16_t)(__builtin_constant_p (table->ACPILevel.SclkSetting.Fcw_frac) ? (__uint16_t)(((__uint16_t )(table->ACPILevel.SclkSetting.Fcw_frac) & 0xffU) << 8 | ((__uint16_t)(table->ACPILevel.SclkSetting.Fcw_frac) & 0xff00U) >> 8) : __swap16md(table->ACPILevel.SclkSetting .Fcw_frac))); |
| 1317 | CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Pcc_fcw_int)((table->ACPILevel.SclkSetting.Pcc_fcw_int) = (__uint16_t) (__builtin_constant_p(table->ACPILevel.SclkSetting.Pcc_fcw_int ) ? (__uint16_t)(((__uint16_t)(table->ACPILevel.SclkSetting .Pcc_fcw_int) & 0xffU) << 8 | ((__uint16_t)(table-> ACPILevel.SclkSetting.Pcc_fcw_int) & 0xff00U) >> 8) : __swap16md(table->ACPILevel.SclkSetting.Pcc_fcw_int))); |
| 1318 | CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Sclk_slew_rate)((table->ACPILevel.SclkSetting.Sclk_slew_rate) = (__uint16_t )(__builtin_constant_p(table->ACPILevel.SclkSetting.Sclk_slew_rate ) ? (__uint16_t)(((__uint16_t)(table->ACPILevel.SclkSetting .Sclk_slew_rate) & 0xffU) << 8 | ((__uint16_t)(table ->ACPILevel.SclkSetting.Sclk_slew_rate) & 0xff00U) >> 8) : __swap16md(table->ACPILevel.SclkSetting.Sclk_slew_rate ))); |
| 1319 | CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Pcc_up_slew_rate)((table->ACPILevel.SclkSetting.Pcc_up_slew_rate) = (__uint16_t )(__builtin_constant_p(table->ACPILevel.SclkSetting.Pcc_up_slew_rate ) ? (__uint16_t)(((__uint16_t)(table->ACPILevel.SclkSetting .Pcc_up_slew_rate) & 0xffU) << 8 | ((__uint16_t)(table ->ACPILevel.SclkSetting.Pcc_up_slew_rate) & 0xff00U) >> 8) : __swap16md(table->ACPILevel.SclkSetting.Pcc_up_slew_rate ))); |
| 1320 | CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Pcc_down_slew_rate)((table->ACPILevel.SclkSetting.Pcc_down_slew_rate) = (__uint16_t )(__builtin_constant_p(table->ACPILevel.SclkSetting.Pcc_down_slew_rate ) ? (__uint16_t)(((__uint16_t)(table->ACPILevel.SclkSetting .Pcc_down_slew_rate) & 0xffU) << 8 | ((__uint16_t)( table->ACPILevel.SclkSetting.Pcc_down_slew_rate) & 0xff00U ) >> 8) : __swap16md(table->ACPILevel.SclkSetting.Pcc_down_slew_rate ))); |
| 1321 | CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Fcw1_int)((table->ACPILevel.SclkSetting.Fcw1_int) = (__uint16_t)(__builtin_constant_p (table->ACPILevel.SclkSetting.Fcw1_int) ? (__uint16_t)(((__uint16_t )(table->ACPILevel.SclkSetting.Fcw1_int) & 0xffU) << 8 | ((__uint16_t)(table->ACPILevel.SclkSetting.Fcw1_int) & 0xff00U) >> 8) : __swap16md(table->ACPILevel.SclkSetting .Fcw1_int))); |
| 1322 | CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Fcw1_frac)((table->ACPILevel.SclkSetting.Fcw1_frac) = (__uint16_t)(__builtin_constant_p (table->ACPILevel.SclkSetting.Fcw1_frac) ? (__uint16_t)((( __uint16_t)(table->ACPILevel.SclkSetting.Fcw1_frac) & 0xffU ) << 8 | ((__uint16_t)(table->ACPILevel.SclkSetting. Fcw1_frac) & 0xff00U) >> 8) : __swap16md(table-> ACPILevel.SclkSetting.Fcw1_frac))); |
| 1323 | CONVERT_FROM_HOST_TO_SMC_US(table->ACPILevel.SclkSetting.Sclk_ss_slew_rate)((table->ACPILevel.SclkSetting.Sclk_ss_slew_rate) = (__uint16_t )(__builtin_constant_p(table->ACPILevel.SclkSetting.Sclk_ss_slew_rate ) ? (__uint16_t)(((__uint16_t)(table->ACPILevel.SclkSetting .Sclk_ss_slew_rate) & 0xffU) << 8 | ((__uint16_t)(table ->ACPILevel.SclkSetting.Sclk_ss_slew_rate) & 0xff00U) >> 8) : __swap16md(table->ACPILevel.SclkSetting.Sclk_ss_slew_rate ))); |
| 1324 | |
| 1325 | |
| 1326 | /* Get MinVoltage and Frequency from DPM0, already converted to SMC_UL */ |
| 1327 | table->MemoryACPILevel.MclkFrequency = data->vbios_boot_state.mclk_bootup_value; |
| 1328 | result = polaris10_get_dependency_volt_by_clk(hwmgr, |
| 1329 | table_info->vdd_dep_on_mclk, |
| 1330 | table->MemoryACPILevel.MclkFrequency, |
| 1331 | &table->MemoryACPILevel.MinVoltage, &mvdd); |
| 1332 | PP_ASSERT_WITH_CODE((0 == result),do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "Cannot find ACPI VDDCI voltage value " "in Clock Dependency Table" ); ; } } while (0) |
| 1333 | "Cannot find ACPI VDDCI voltage value "do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "Cannot find ACPI VDDCI voltage value " "in Clock Dependency Table" ); ; } } while (0) |
| 1334 | "in Clock Dependency Table",do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "Cannot find ACPI VDDCI voltage value " "in Clock Dependency Table" ); ; } } while (0) |
| 1335 | )do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "Cannot find ACPI VDDCI voltage value " "in Clock Dependency Table" ); ; } } while (0); |
| 1336 | |
| 1337 | if (!((SMU7_VOLTAGE_CONTROL_NONE0x0 == data->mvdd_control) || |
| 1338 | (data->mclk_dpm_key_disabled))) |
| 1339 | polaris10_populate_mvdd_value(hwmgr, |
| 1340 | data->dpm_table.mclk_table.dpm_levels[0].value, |
| 1341 | &vol_level); |
| 1342 | |
| 1343 | if (0 == polaris10_populate_mvdd_value(hwmgr, 0, &vol_level)) |
| 1344 | table->MemoryACPILevel.MinMvdd = PP_HOST_TO_SMC_UL(vol_level.Voltage)(__uint32_t)(__builtin_constant_p(vol_level.Voltage) ? (__uint32_t )(((__uint32_t)(vol_level.Voltage) & 0xff) << 24 | ( (__uint32_t)(vol_level.Voltage) & 0xff00) << 8 | (( __uint32_t)(vol_level.Voltage) & 0xff0000) >> 8 | ( (__uint32_t)(vol_level.Voltage) & 0xff000000) >> 24 ) : __swap32md(vol_level.Voltage)); |
| 1345 | else |
| 1346 | table->MemoryACPILevel.MinMvdd = 0; |
| 1347 | |
| 1348 | table->MemoryACPILevel.StutterEnable = false0; |
| 1349 | |
| 1350 | table->MemoryACPILevel.EnabledForThrottle = 0; |
| 1351 | table->MemoryACPILevel.EnabledForActivity = 0; |
| 1352 | table->MemoryACPILevel.UpHyst = 0; |
| 1353 | table->MemoryACPILevel.DownHyst = 100; |
| 1354 | table->MemoryACPILevel.VoltageDownHyst = 0; |
| 1355 | /* To align with the settings from other OSes */ |
| 1356 | table->MemoryACPILevel.ActivityLevel = |
| 1357 | PP_HOST_TO_SMC_US(data->current_profile_setting.sclk_activity)(__uint16_t)(__builtin_constant_p(data->current_profile_setting .sclk_activity) ? (__uint16_t)(((__uint16_t)(data->current_profile_setting .sclk_activity) & 0xffU) << 8 | ((__uint16_t)(data-> current_profile_setting.sclk_activity) & 0xff00U) >> 8) : __swap16md(data->current_profile_setting.sclk_activity )); |
| 1358 | |
| 1359 | CONVERT_FROM_HOST_TO_SMC_UL(table->MemoryACPILevel.MclkFrequency)((table->MemoryACPILevel.MclkFrequency) = (__uint32_t)(__builtin_constant_p (table->MemoryACPILevel.MclkFrequency) ? (__uint32_t)(((__uint32_t )(table->MemoryACPILevel.MclkFrequency) & 0xff) << 24 | ((__uint32_t)(table->MemoryACPILevel.MclkFrequency) & 0xff00) << 8 | ((__uint32_t)(table->MemoryACPILevel .MclkFrequency) & 0xff0000) >> 8 | ((__uint32_t)(table ->MemoryACPILevel.MclkFrequency) & 0xff000000) >> 24) : __swap32md(table->MemoryACPILevel.MclkFrequency))); |
| 1360 | CONVERT_FROM_HOST_TO_SMC_UL(table->MemoryACPILevel.MinVoltage)((table->MemoryACPILevel.MinVoltage) = (__uint32_t)(__builtin_constant_p (table->MemoryACPILevel.MinVoltage) ? (__uint32_t)(((__uint32_t )(table->MemoryACPILevel.MinVoltage) & 0xff) << 24 | ((__uint32_t)(table->MemoryACPILevel.MinVoltage) & 0xff00 ) << 8 | ((__uint32_t)(table->MemoryACPILevel.MinVoltage ) & 0xff0000) >> 8 | ((__uint32_t)(table->MemoryACPILevel .MinVoltage) & 0xff000000) >> 24) : __swap32md(table ->MemoryACPILevel.MinVoltage))); |
| 1361 | |
| 1362 | return result; |
| 1363 | } |
| 1364 | |
| 1365 | static int polaris10_populate_smc_vce_level(struct pp_hwmgr *hwmgr, |
| 1366 | SMU74_Discrete_DpmTable *table) |
| 1367 | { |
| 1368 | int result = -EINVAL22; |
| 1369 | uint8_t count; |
| 1370 | struct pp_atomctrl_clock_dividers_vi dividers; |
| 1371 | struct phm_ppt_v1_information *table_info = |
| 1372 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 1373 | struct phm_ppt_v1_mm_clock_voltage_dependency_table *mm_table = |
| 1374 | table_info->mm_dep_table; |
| 1375 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1376 | uint32_t vddci; |
| 1377 | |
| 1378 | table->VceLevelCount = (uint8_t)(mm_table->count); |
| 1379 | table->VceBootLevel = 0; |
| 1380 | |
| 1381 | for (count = 0; count < table->VceLevelCount; count++) { |
| 1382 | table->VceLevel[count].Frequency = mm_table->entries[count].eclk; |
| 1383 | table->VceLevel[count].MinVoltage = 0; |
| 1384 | table->VceLevel[count].MinVoltage |= |
| 1385 | (mm_table->entries[count].vddc * VOLTAGE_SCALE4) << VDDC_SHIFT0; |
| 1386 | |
| 1387 | if (SMU7_VOLTAGE_CONTROL_BY_GPIO0x1 == data->vddci_control) |
| 1388 | vddci = (uint32_t)phm_find_closest_vddci(&(data->vddci_voltage_table), |
| 1389 | mm_table->entries[count].vddc - VDDC_VDDCI_DELTA200); |
| 1390 | else if (SMU7_VOLTAGE_CONTROL_BY_SVID20x2 == data->vddci_control) |
| 1391 | vddci = mm_table->entries[count].vddc - VDDC_VDDCI_DELTA200; |
| 1392 | else |
| 1393 | vddci = (data->vbios_boot_state.vddci_bootup_value * VOLTAGE_SCALE4) << VDDCI_SHIFT15; |
| 1394 | |
| 1395 | |
| 1396 | table->VceLevel[count].MinVoltage |= |
| 1397 | (vddci * VOLTAGE_SCALE4) << VDDCI_SHIFT15; |
| 1398 | table->VceLevel[count].MinVoltage |= 1 << PHASES_SHIFT30; |
| 1399 | |
| 1400 | /*retrieve divider value for VBIOS */ |
| 1401 | result = atomctrl_get_dfs_pll_dividers_vi(hwmgr, |
| 1402 | table->VceLevel[count].Frequency, ÷rs); |
| 1403 | PP_ASSERT_WITH_CODE((0 == result),do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for VCE engine clock"); return result ; } } while (0) |
| 1404 | "can not find divide id for VCE engine clock",do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for VCE engine clock"); return result ; } } while (0) |
| 1405 | return result)do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for VCE engine clock"); return result ; } } while (0); |
| 1406 | |
| 1407 | table->VceLevel[count].Divider = (uint8_t)dividers.pll_post_divider; |
| 1408 | |
| 1409 | CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].Frequency)((table->VceLevel[count].Frequency) = (__uint32_t)(__builtin_constant_p (table->VceLevel[count].Frequency) ? (__uint32_t)(((__uint32_t )(table->VceLevel[count].Frequency) & 0xff) << 24 | ((__uint32_t)(table->VceLevel[count].Frequency) & 0xff00 ) << 8 | ((__uint32_t)(table->VceLevel[count].Frequency ) & 0xff0000) >> 8 | ((__uint32_t)(table->VceLevel [count].Frequency) & 0xff000000) >> 24) : __swap32md (table->VceLevel[count].Frequency))); |
| 1410 | CONVERT_FROM_HOST_TO_SMC_UL(table->VceLevel[count].MinVoltage)((table->VceLevel[count].MinVoltage) = (__uint32_t)(__builtin_constant_p (table->VceLevel[count].MinVoltage) ? (__uint32_t)(((__uint32_t )(table->VceLevel[count].MinVoltage) & 0xff) << 24 | ((__uint32_t)(table->VceLevel[count].MinVoltage) & 0xff00 ) << 8 | ((__uint32_t)(table->VceLevel[count].MinVoltage ) & 0xff0000) >> 8 | ((__uint32_t)(table->VceLevel [count].MinVoltage) & 0xff000000) >> 24) : __swap32md (table->VceLevel[count].MinVoltage))); |
| 1411 | } |
| 1412 | return result; |
| 1413 | } |
| 1414 | |
| 1415 | static int polaris10_populate_smc_samu_level(struct pp_hwmgr *hwmgr, |
| 1416 | SMU74_Discrete_DpmTable *table) |
| 1417 | { |
| 1418 | int result = -EINVAL22; |
| 1419 | uint8_t count; |
| 1420 | struct pp_atomctrl_clock_dividers_vi dividers; |
| 1421 | struct phm_ppt_v1_information *table_info = |
| 1422 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 1423 | struct phm_ppt_v1_mm_clock_voltage_dependency_table *mm_table = |
| 1424 | table_info->mm_dep_table; |
| 1425 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1426 | uint32_t vddci; |
| 1427 | |
| 1428 | table->SamuLevelCount = (uint8_t)(mm_table->count); |
| 1429 | table->SamuBootLevel = 0; |
| 1430 | |
| 1431 | for (count = 0; count < table->SamuLevelCount; count++) { |
| 1432 | table->SamuLevel[count].Frequency = mm_table->entries[count].samclock; |
| 1433 | table->SamuLevel[count].MinVoltage |= |
| 1434 | (mm_table->entries[count].vddc * VOLTAGE_SCALE4) << VDDC_SHIFT0; |
| 1435 | |
| 1436 | if (SMU7_VOLTAGE_CONTROL_BY_GPIO0x1 == data->vddci_control) |
| 1437 | vddci = (uint32_t)phm_find_closest_vddci(&(data->vddci_voltage_table), |
| 1438 | mm_table->entries[count].vddc - VDDC_VDDCI_DELTA200); |
| 1439 | else if (SMU7_VOLTAGE_CONTROL_BY_SVID20x2 == data->vddci_control) |
| 1440 | vddci = mm_table->entries[count].vddc - VDDC_VDDCI_DELTA200; |
| 1441 | else |
| 1442 | vddci = (data->vbios_boot_state.vddci_bootup_value * VOLTAGE_SCALE4) << VDDCI_SHIFT15; |
| 1443 | |
| 1444 | |
| 1445 | table->SamuLevel[count].MinVoltage |= |
| 1446 | (vddci * VOLTAGE_SCALE4) << VDDCI_SHIFT15; |
| 1447 | table->SamuLevel[count].MinVoltage |= 1 << PHASES_SHIFT30; |
| 1448 | |
| 1449 | /*retrieve divider value for VBIOS */ |
| 1450 | result = atomctrl_get_dfs_pll_dividers_vi(hwmgr, |
| 1451 | table->SamuLevel[count].Frequency, ÷rs); |
| 1452 | PP_ASSERT_WITH_CODE((0 == result),do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for VCE engine clock"); return result ; } } while (0) |
| 1453 | "can not find divide id for VCE engine clock",do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for VCE engine clock"); return result ; } } while (0) |
| 1454 | return result)do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for VCE engine clock"); return result ; } } while (0); |
| 1455 | |
| 1456 | table->SamuLevel[count].Divider = (uint8_t)dividers.pll_post_divider; |
| 1457 | |
| 1458 | CONVERT_FROM_HOST_TO_SMC_UL(table->SamuLevel[count].Frequency)((table->SamuLevel[count].Frequency) = (__uint32_t)(__builtin_constant_p (table->SamuLevel[count].Frequency) ? (__uint32_t)(((__uint32_t )(table->SamuLevel[count].Frequency) & 0xff) << 24 | ((__uint32_t)(table->SamuLevel[count].Frequency) & 0xff00 ) << 8 | ((__uint32_t)(table->SamuLevel[count].Frequency ) & 0xff0000) >> 8 | ((__uint32_t)(table->SamuLevel [count].Frequency) & 0xff000000) >> 24) : __swap32md (table->SamuLevel[count].Frequency))); |
| 1459 | CONVERT_FROM_HOST_TO_SMC_UL(table->SamuLevel[count].MinVoltage)((table->SamuLevel[count].MinVoltage) = (__uint32_t)(__builtin_constant_p (table->SamuLevel[count].MinVoltage) ? (__uint32_t)(((__uint32_t )(table->SamuLevel[count].MinVoltage) & 0xff) << 24 | ((__uint32_t)(table->SamuLevel[count].MinVoltage) & 0xff00) << 8 | ((__uint32_t)(table->SamuLevel[count ].MinVoltage) & 0xff0000) >> 8 | ((__uint32_t)(table ->SamuLevel[count].MinVoltage) & 0xff000000) >> 24 ) : __swap32md(table->SamuLevel[count].MinVoltage))); |
| 1460 | } |
| 1461 | return result; |
| 1462 | } |
| 1463 | |
| 1464 | static int polaris10_populate_memory_timing_parameters(struct pp_hwmgr *hwmgr, |
| 1465 | int32_t eng_clock, int32_t mem_clock, |
| 1466 | SMU74_Discrete_MCArbDramTimingTableEntry *arb_regs) |
| 1467 | { |
| 1468 | uint32_t dram_timing; |
| 1469 | uint32_t dram_timing2; |
| 1470 | uint32_t burst_time; |
| 1471 | int result; |
| 1472 | |
| 1473 | result = atomctrl_set_engine_dram_timings_rv770(hwmgr, |
| 1474 | eng_clock, mem_clock); |
| 1475 | PP_ASSERT_WITH_CODE(result == 0,do { if (!(result == 0)) { printk("\0014" "amdgpu: " "%s\n", "Error calling VBIOS to set DRAM_TIMING." ); return result; } } while (0) |
| 1476 | "Error calling VBIOS to set DRAM_TIMING.", return result)do { if (!(result == 0)) { printk("\0014" "amdgpu: " "%s\n", "Error calling VBIOS to set DRAM_TIMING." ); return result; } } while (0); |
| 1477 | |
| 1478 | dram_timing = cgs_read_register(hwmgr->device, mmMC_ARB_DRAM_TIMING)(((struct cgs_device *)hwmgr->device)->ops->read_register (hwmgr->device,0x9dd)); |
| 1479 | dram_timing2 = cgs_read_register(hwmgr->device, mmMC_ARB_DRAM_TIMING2)(((struct cgs_device *)hwmgr->device)->ops->read_register (hwmgr->device,0x9de)); |
| 1480 | burst_time = PHM_READ_FIELD(hwmgr->device, MC_ARB_BURST_TIME, STATE0)((((((struct cgs_device *)hwmgr->device)->ops->read_register (hwmgr->device,0xa02))) & 0x1f) >> 0x0); |
| 1481 | |
| 1482 | |
| 1483 | arb_regs->McArbDramTiming = PP_HOST_TO_SMC_UL(dram_timing)(__uint32_t)(__builtin_constant_p(dram_timing) ? (__uint32_t) (((__uint32_t)(dram_timing) & 0xff) << 24 | ((__uint32_t )(dram_timing) & 0xff00) << 8 | ((__uint32_t)(dram_timing ) & 0xff0000) >> 8 | ((__uint32_t)(dram_timing) & 0xff000000) >> 24) : __swap32md(dram_timing)); |
| 1484 | arb_regs->McArbDramTiming2 = PP_HOST_TO_SMC_UL(dram_timing2)(__uint32_t)(__builtin_constant_p(dram_timing2) ? (__uint32_t )(((__uint32_t)(dram_timing2) & 0xff) << 24 | ((__uint32_t )(dram_timing2) & 0xff00) << 8 | ((__uint32_t)(dram_timing2 ) & 0xff0000) >> 8 | ((__uint32_t)(dram_timing2) & 0xff000000) >> 24) : __swap32md(dram_timing2)); |
| 1485 | arb_regs->McArbBurstTime = (uint8_t)burst_time; |
| 1486 | |
| 1487 | return 0; |
| 1488 | } |
| 1489 | |
| 1490 | static int polaris10_program_memory_timing_parameters(struct pp_hwmgr *hwmgr) |
| 1491 | { |
| 1492 | struct smu7_hwmgr *hw_data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1493 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 1494 | struct SMU74_Discrete_MCArbDramTimingTable arb_regs; |
| 1495 | uint32_t i, j; |
| 1496 | int result = 0; |
| 1497 | |
| 1498 | for (i = 0; i < hw_data->dpm_table.sclk_table.count; i++) { |
| 1499 | for (j = 0; j < hw_data->dpm_table.mclk_table.count; j++) { |
| 1500 | result = polaris10_populate_memory_timing_parameters(hwmgr, |
| 1501 | hw_data->dpm_table.sclk_table.dpm_levels[i].value, |
| 1502 | hw_data->dpm_table.mclk_table.dpm_levels[j].value, |
| 1503 | &arb_regs.entries[i][j]); |
| 1504 | if (result == 0 && i == 0) |
| 1505 | result = atomctrl_set_ac_timing_ai(hwmgr, hw_data->dpm_table.mclk_table.dpm_levels[j].value, j); |
| 1506 | if (result != 0) |
| 1507 | return result; |
| 1508 | } |
| 1509 | } |
| 1510 | |
| 1511 | result = smu7_copy_bytes_to_smc( |
| 1512 | hwmgr, |
| 1513 | smu_data->smu7_data.arb_table_start, |
| 1514 | (uint8_t *)&arb_regs, |
| 1515 | sizeof(SMU74_Discrete_MCArbDramTimingTable), |
| 1516 | SMC_RAM_END0x40000); |
| 1517 | return result; |
| 1518 | } |
| 1519 | |
| 1520 | static int polaris10_populate_smc_uvd_level(struct pp_hwmgr *hwmgr, |
| 1521 | struct SMU74_Discrete_DpmTable *table) |
| 1522 | { |
| 1523 | int result = -EINVAL22; |
| 1524 | uint8_t count; |
| 1525 | struct pp_atomctrl_clock_dividers_vi dividers; |
| 1526 | struct phm_ppt_v1_information *table_info = |
| 1527 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 1528 | struct phm_ppt_v1_mm_clock_voltage_dependency_table *mm_table = |
| 1529 | table_info->mm_dep_table; |
| 1530 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1531 | uint32_t vddci; |
| 1532 | |
| 1533 | table->UvdLevelCount = (uint8_t)(mm_table->count); |
| 1534 | table->UvdBootLevel = 0; |
| 1535 | |
| 1536 | for (count = 0; count < table->UvdLevelCount; count++) { |
| 1537 | table->UvdLevel[count].MinVoltage = 0; |
| 1538 | table->UvdLevel[count].VclkFrequency = mm_table->entries[count].vclk; |
| 1539 | table->UvdLevel[count].DclkFrequency = mm_table->entries[count].dclk; |
| 1540 | table->UvdLevel[count].MinVoltage |= (mm_table->entries[count].vddc * |
| 1541 | VOLTAGE_SCALE4) << VDDC_SHIFT0; |
| 1542 | |
| 1543 | if (SMU7_VOLTAGE_CONTROL_BY_GPIO0x1 == data->vddci_control) |
| 1544 | vddci = (uint32_t)phm_find_closest_vddci(&(data->vddci_voltage_table), |
| 1545 | mm_table->entries[count].vddc - VDDC_VDDCI_DELTA200); |
| 1546 | else if (SMU7_VOLTAGE_CONTROL_BY_SVID20x2 == data->vddci_control) |
| 1547 | vddci = mm_table->entries[count].vddc - VDDC_VDDCI_DELTA200; |
| 1548 | else |
| 1549 | vddci = (data->vbios_boot_state.vddci_bootup_value * VOLTAGE_SCALE4) << VDDCI_SHIFT15; |
| 1550 | |
| 1551 | table->UvdLevel[count].MinVoltage |= (vddci * VOLTAGE_SCALE4) << VDDCI_SHIFT15; |
| 1552 | table->UvdLevel[count].MinVoltage |= 1 << PHASES_SHIFT30; |
| 1553 | |
| 1554 | /* retrieve divider value for VBIOS */ |
| 1555 | result = atomctrl_get_dfs_pll_dividers_vi(hwmgr, |
| 1556 | table->UvdLevel[count].VclkFrequency, ÷rs); |
| 1557 | PP_ASSERT_WITH_CODE((0 == result),do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for Vclk clock"); return result; } } while (0) |
| 1558 | "can not find divide id for Vclk clock", return result)do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for Vclk clock"); return result; } } while (0); |
| 1559 | |
| 1560 | table->UvdLevel[count].VclkDivider = (uint8_t)dividers.pll_post_divider; |
| 1561 | |
| 1562 | result = atomctrl_get_dfs_pll_dividers_vi(hwmgr, |
| 1563 | table->UvdLevel[count].DclkFrequency, ÷rs); |
| 1564 | PP_ASSERT_WITH_CODE((0 == result),do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for Dclk clock"); return result; } } while (0) |
| 1565 | "can not find divide id for Dclk clock", return result)do { if (!((0 == result))) { printk("\0014" "amdgpu: " "%s\n" , "can not find divide id for Dclk clock"); return result; } } while (0); |
| 1566 | |
| 1567 | table->UvdLevel[count].DclkDivider = (uint8_t)dividers.pll_post_divider; |
| 1568 | |
| 1569 | CONVERT_FROM_HOST_TO_SMC_UL(table->UvdLevel[count].VclkFrequency)((table->UvdLevel[count].VclkFrequency) = (__uint32_t)(__builtin_constant_p (table->UvdLevel[count].VclkFrequency) ? (__uint32_t)(((__uint32_t )(table->UvdLevel[count].VclkFrequency) & 0xff) << 24 | ((__uint32_t)(table->UvdLevel[count].VclkFrequency) & 0xff00) << 8 | ((__uint32_t)(table->UvdLevel[count] .VclkFrequency) & 0xff0000) >> 8 | ((__uint32_t)(table ->UvdLevel[count].VclkFrequency) & 0xff000000) >> 24) : __swap32md(table->UvdLevel[count].VclkFrequency))); |
| 1570 | CONVERT_FROM_HOST_TO_SMC_UL(table->UvdLevel[count].DclkFrequency)((table->UvdLevel[count].DclkFrequency) = (__uint32_t)(__builtin_constant_p (table->UvdLevel[count].DclkFrequency) ? (__uint32_t)(((__uint32_t )(table->UvdLevel[count].DclkFrequency) & 0xff) << 24 | ((__uint32_t)(table->UvdLevel[count].DclkFrequency) & 0xff00) << 8 | ((__uint32_t)(table->UvdLevel[count] .DclkFrequency) & 0xff0000) >> 8 | ((__uint32_t)(table ->UvdLevel[count].DclkFrequency) & 0xff000000) >> 24) : __swap32md(table->UvdLevel[count].DclkFrequency))); |
| 1571 | CONVERT_FROM_HOST_TO_SMC_UL(table->UvdLevel[count].MinVoltage)((table->UvdLevel[count].MinVoltage) = (__uint32_t)(__builtin_constant_p (table->UvdLevel[count].MinVoltage) ? (__uint32_t)(((__uint32_t )(table->UvdLevel[count].MinVoltage) & 0xff) << 24 | ((__uint32_t)(table->UvdLevel[count].MinVoltage) & 0xff00 ) << 8 | ((__uint32_t)(table->UvdLevel[count].MinVoltage ) & 0xff0000) >> 8 | ((__uint32_t)(table->UvdLevel [count].MinVoltage) & 0xff000000) >> 24) : __swap32md (table->UvdLevel[count].MinVoltage))); |
| 1572 | } |
| 1573 | |
| 1574 | return result; |
| 1575 | } |
| 1576 | |
| 1577 | static int polaris10_populate_smc_boot_level(struct pp_hwmgr *hwmgr, |
| 1578 | struct SMU74_Discrete_DpmTable *table) |
| 1579 | { |
| 1580 | int result = 0; |
| 1581 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1582 | |
| 1583 | table->GraphicsBootLevel = 0; |
| 1584 | table->MemoryBootLevel = 0; |
| 1585 | |
| 1586 | /* find boot level from dpm table */ |
| 1587 | result = phm_find_boot_level(&(data->dpm_table.sclk_table), |
| 1588 | data->vbios_boot_state.sclk_bootup_value, |
| 1589 | (uint32_t *)&(table->GraphicsBootLevel)); |
| 1590 | if (result) { |
| 1591 | table->GraphicsBootLevel = 0; |
| 1592 | result = 0; |
| 1593 | } |
| 1594 | |
| 1595 | result = phm_find_boot_level(&(data->dpm_table.mclk_table), |
| 1596 | data->vbios_boot_state.mclk_bootup_value, |
| 1597 | (uint32_t *)&(table->MemoryBootLevel)); |
| 1598 | if (result) { |
| 1599 | table->MemoryBootLevel = 0; |
| 1600 | result = 0; |
| 1601 | } |
| 1602 | |
| 1603 | table->BootVddc = data->vbios_boot_state.vddc_bootup_value * |
| 1604 | VOLTAGE_SCALE4; |
| 1605 | table->BootVddci = data->vbios_boot_state.vddci_bootup_value * |
| 1606 | VOLTAGE_SCALE4; |
| 1607 | table->BootMVdd = data->vbios_boot_state.mvdd_bootup_value * |
| 1608 | VOLTAGE_SCALE4; |
| 1609 | |
| 1610 | CONVERT_FROM_HOST_TO_SMC_US(table->BootVddc)((table->BootVddc) = (__uint16_t)(__builtin_constant_p(table ->BootVddc) ? (__uint16_t)(((__uint16_t)(table->BootVddc ) & 0xffU) << 8 | ((__uint16_t)(table->BootVddc) & 0xff00U) >> 8) : __swap16md(table->BootVddc)) ); |
| 1611 | CONVERT_FROM_HOST_TO_SMC_US(table->BootVddci)((table->BootVddci) = (__uint16_t)(__builtin_constant_p(table ->BootVddci) ? (__uint16_t)(((__uint16_t)(table->BootVddci ) & 0xffU) << 8 | ((__uint16_t)(table->BootVddci ) & 0xff00U) >> 8) : __swap16md(table->BootVddci ))); |
| 1612 | CONVERT_FROM_HOST_TO_SMC_US(table->BootMVdd)((table->BootMVdd) = (__uint16_t)(__builtin_constant_p(table ->BootMVdd) ? (__uint16_t)(((__uint16_t)(table->BootMVdd ) & 0xffU) << 8 | ((__uint16_t)(table->BootMVdd) & 0xff00U) >> 8) : __swap16md(table->BootMVdd)) ); |
| 1613 | |
| 1614 | return 0; |
| 1615 | } |
| 1616 | |
| 1617 | static int polaris10_populate_smc_initailial_state(struct pp_hwmgr *hwmgr) |
| 1618 | { |
| 1619 | struct smu7_hwmgr *hw_data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1620 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 1621 | struct phm_ppt_v1_information *table_info = |
| 1622 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 1623 | uint8_t count, level; |
| 1624 | |
| 1625 | count = (uint8_t)(table_info->vdd_dep_on_sclk->count); |
| 1626 | |
| 1627 | for (level = 0; level < count; level++) { |
| 1628 | if (table_info->vdd_dep_on_sclk->entries[level].clk >= |
| 1629 | hw_data->vbios_boot_state.sclk_bootup_value) { |
| 1630 | smu_data->smc_state_table.GraphicsBootLevel = level; |
| 1631 | break; |
| 1632 | } |
| 1633 | } |
| 1634 | |
| 1635 | count = (uint8_t)(table_info->vdd_dep_on_mclk->count); |
| 1636 | for (level = 0; level < count; level++) { |
| 1637 | if (table_info->vdd_dep_on_mclk->entries[level].clk >= |
| 1638 | hw_data->vbios_boot_state.mclk_bootup_value) { |
| 1639 | smu_data->smc_state_table.MemoryBootLevel = level; |
| 1640 | break; |
| 1641 | } |
| 1642 | } |
| 1643 | |
| 1644 | return 0; |
| 1645 | } |
| 1646 | |
| 1647 | #define STRAP_ASIC_RO_LSB2168 2168 |
| 1648 | #define STRAP_ASIC_RO_MSB2175 2175 |
| 1649 | |
| 1650 | static int polaris10_populate_clock_stretcher_data_table(struct pp_hwmgr *hwmgr) |
| 1651 | { |
| 1652 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 1653 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1654 | struct phm_ppt_v1_information *table_info = |
| 1655 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 1656 | struct phm_ppt_v1_clock_voltage_dependency_table *sclk_table = |
| 1657 | table_info->vdd_dep_on_sclk; |
| 1658 | uint32_t ro, efuse, volt_without_cks, volt_with_cks, value; |
| 1659 | uint8_t i, stretch_amount, volt_offset = 0; |
| 1660 | |
| 1661 | stretch_amount = (uint8_t)table_info->cac_dtp_table->usClockStretchAmount; |
| 1662 | |
| 1663 | /* Read SMU_Eefuse to read and calculate RO and determine |
| 1664 | * if the part is SS or FF. if RO >= 1660MHz, part is FF. |
| 1665 | */ |
| 1666 | atomctrl_read_efuse(hwmgr, STRAP_ASIC_RO_LSB2168, STRAP_ASIC_RO_MSB2175, &efuse); |
| 1667 | ro = ((efuse * (data->ro_range_maximum - data->ro_range_minimum)) / 255) + |
| 1668 | data->ro_range_minimum; |
| 1669 | |
| 1670 | /* Populate Sclk_CKS_masterEn0_7 and Sclk_voltageOffset */ |
| 1671 | for (i = 0; i < sclk_table->count; i++) { |
| 1672 | smu_data->smc_state_table.Sclk_CKS_masterEn0_7 |= |
| 1673 | sclk_table->entries[i].cks_enable << i; |
| 1674 | if (hwmgr->chip_id == CHIP_POLARIS10) { |
| 1675 | volt_without_cks = (uint32_t)((2753594000U + (sclk_table->entries[i].clk/100) * 136418 - (ro - 70) * 1000000) / \ |
| 1676 | (2424180 - (sclk_table->entries[i].clk/100) * 1132925/1000)); |
| 1677 | volt_with_cks = (uint32_t)((2797202000U + sclk_table->entries[i].clk/100 * 3232 - (ro - 65) * 1000000) / \ |
| 1678 | (2522480 - sclk_table->entries[i].clk/100 * 115764/100)); |
| 1679 | } else { |
| 1680 | volt_without_cks = (uint32_t)((2416794800U + (sclk_table->entries[i].clk/100) * 1476925/10 - (ro - 50) * 1000000) / \ |
| 1681 | (2625416 - (sclk_table->entries[i].clk/100) * (12586807/10000))); |
| 1682 | volt_with_cks = (uint32_t)((2999656000U - sclk_table->entries[i].clk/100 * 392803 - (ro - 44) * 1000000) / \ |
| 1683 | (3422454 - sclk_table->entries[i].clk/100 * (18886376/10000))); |
| 1684 | } |
| 1685 | |
| 1686 | if (volt_without_cks >= volt_with_cks) |
| 1687 | volt_offset = (uint8_t)(((volt_without_cks - volt_with_cks + |
| 1688 | sclk_table->entries[i].cks_voffset) * 100 + 624) / 625); |
| 1689 | |
| 1690 | smu_data->smc_state_table.Sclk_voltageOffset[i] = volt_offset; |
| 1691 | } |
| 1692 | |
| 1693 | smu_data->smc_state_table.LdoRefSel = (table_info->cac_dtp_table->ucCKS_LDO_REFSEL != 0) ? table_info->cac_dtp_table->ucCKS_LDO_REFSEL : 5; |
| 1694 | |
| 1695 | /* Populate CKS Lookup Table */ |
| 1696 | if (stretch_amount == 0 || stretch_amount > 5) { |
| 1697 | phm_cap_unset(hwmgr->platform_descriptor.platformCaps, |
| 1698 | PHM_PlatformCaps_ClockStretcher); |
| 1699 | PP_ASSERT_WITH_CODE(false,do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Stretch Amount in PPTable not supported" ); return -22; } } while (0) |
| 1700 | "Stretch Amount in PPTable not supported",do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Stretch Amount in PPTable not supported" ); return -22; } } while (0) |
| 1701 | return -EINVAL)do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "Stretch Amount in PPTable not supported" ); return -22; } } while (0); |
| 1702 | } |
| 1703 | |
| 1704 | value = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixPWR_CKS_CNTL)(((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xc0200350)); |
| 1705 | value &= 0xFFFFFFFE; |
| 1706 | cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixPWR_CKS_CNTL, value)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xc0200350,value)); |
| 1707 | |
| 1708 | return 0; |
| 1709 | } |
| 1710 | |
| 1711 | static int polaris10_populate_vr_config(struct pp_hwmgr *hwmgr, |
| 1712 | struct SMU74_Discrete_DpmTable *table) |
| 1713 | { |
| 1714 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1715 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 1716 | uint16_t config; |
| 1717 | |
| 1718 | config = VR_MERGED_WITH_VDDC0; |
| 1719 | table->VRConfig |= (config << VRCONF_VDDGFX_SHIFT8); |
| 1720 | |
| 1721 | /* Set Vddc Voltage Controller */ |
| 1722 | if (SMU7_VOLTAGE_CONTROL_BY_SVID20x2 == data->voltage_control) { |
| 1723 | config = VR_SVI2_PLANE_11; |
| 1724 | table->VRConfig |= config; |
| 1725 | } else if (SMU7_VOLTAGE_CONTROL_BY_GPIO0x1 == data->voltage_control) { |
| 1726 | config = VR_SMIO_PATTERN_13; |
| 1727 | table->VRConfig |= config; |
| 1728 | } else { |
| 1729 | PP_ASSERT_WITH_CODE(false,do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "VDDC should be on SVI2 control in merged mode!" ); ; } } while (0) |
| 1730 | "VDDC should be on SVI2 control in merged mode!",do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "VDDC should be on SVI2 control in merged mode!" ); ; } } while (0) |
| 1731 | )do { if (!(0)) { printk("\0014" "amdgpu: " "%s\n", "VDDC should be on SVI2 control in merged mode!" ); ; } } while (0); |
| 1732 | } |
| 1733 | /* Set Vddci Voltage Controller */ |
| 1734 | if (SMU7_VOLTAGE_CONTROL_BY_SVID20x2 == data->vddci_control) { |
| 1735 | config = VR_SVI2_PLANE_22; /* only in merged mode */ |
| 1736 | table->VRConfig |= (config << VRCONF_VDDCI_SHIFT16); |
| 1737 | } else if (SMU7_VOLTAGE_CONTROL_BY_GPIO0x1 == data->vddci_control) { |
| 1738 | config = VR_SMIO_PATTERN_13; |
| 1739 | table->VRConfig |= (config << VRCONF_VDDCI_SHIFT16); |
| 1740 | } else { |
| 1741 | config = VR_STATIC_VOLTAGE5; |
| 1742 | table->VRConfig |= (config << VRCONF_VDDCI_SHIFT16); |
| 1743 | } |
| 1744 | /* Set Mvdd Voltage Controller */ |
| 1745 | if (SMU7_VOLTAGE_CONTROL_BY_SVID20x2 == data->mvdd_control) { |
| 1746 | if (config != VR_SVI2_PLANE_22) { |
| 1747 | config = VR_SVI2_PLANE_22; |
| 1748 | table->VRConfig |= (config << VRCONF_MVDD_SHIFT24); |
| 1749 | cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, smu_data->smu7_data.soft_regs_start +(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,smu_data->smu7_data.soft_regs_start + __builtin_offsetof(SMU74_SoftRegisters, AllowMvddSwitch),0x1 )) |
| 1750 | offsetof(SMU74_SoftRegisters, AllowMvddSwitch), 0x1)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,smu_data->smu7_data.soft_regs_start + __builtin_offsetof(SMU74_SoftRegisters, AllowMvddSwitch),0x1 )); |
| 1751 | } else { |
| 1752 | config = VR_STATIC_VOLTAGE5; |
| 1753 | table->VRConfig |= (config << VRCONF_MVDD_SHIFT24); |
| 1754 | } |
| 1755 | } else if (SMU7_VOLTAGE_CONTROL_BY_GPIO0x1 == data->mvdd_control) { |
| 1756 | config = VR_SMIO_PATTERN_24; |
| 1757 | table->VRConfig |= (config << VRCONF_MVDD_SHIFT24); |
| 1758 | cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, smu_data->smu7_data.soft_regs_start +(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,smu_data->smu7_data.soft_regs_start + __builtin_offsetof(SMU74_SoftRegisters, AllowMvddSwitch),0x1 )) |
| 1759 | offsetof(SMU74_SoftRegisters, AllowMvddSwitch), 0x1)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,smu_data->smu7_data.soft_regs_start + __builtin_offsetof(SMU74_SoftRegisters, AllowMvddSwitch),0x1 )); |
| 1760 | } else { |
| 1761 | config = VR_STATIC_VOLTAGE5; |
| 1762 | table->VRConfig |= (config << VRCONF_MVDD_SHIFT24); |
| 1763 | } |
| 1764 | |
| 1765 | return 0; |
| 1766 | } |
| 1767 | |
| 1768 | |
| 1769 | static int polaris10_populate_avfs_parameters(struct pp_hwmgr *hwmgr) |
| 1770 | { |
| 1771 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1772 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 1773 | struct amdgpu_device *adev = hwmgr->adev; |
| 1774 | |
| 1775 | SMU74_Discrete_DpmTable *table = &(smu_data->smc_state_table); |
| 1776 | int result = 0; |
| 1777 | struct pp_atom_ctrl__avfs_parameters avfs_params = {0}; |
| 1778 | AVFS_meanNsigma_t AVFS_meanNsigma = { {0} }; |
| 1779 | AVFS_Sclk_Offset_t AVFS_SclkOffset = { {0} }; |
| 1780 | uint32_t tmp, i; |
| 1781 | |
| 1782 | struct phm_ppt_v1_information *table_info = |
| 1783 | (struct phm_ppt_v1_information *)hwmgr->pptable; |
| 1784 | struct phm_ppt_v1_clock_voltage_dependency_table *sclk_table = |
| 1785 | table_info->vdd_dep_on_sclk; |
| 1786 | |
| 1787 | |
| 1788 | if (!hwmgr->avfs_supported) |
| 1789 | return 0; |
| 1790 | |
| 1791 | |
| 1792 | if (SMU7_VOLTAGE_CONTROL_BY_GPIO0x1 == data->voltage_control) { |
| 1793 | hwmgr->avfs_supported = 0; |
| 1794 | return 0; |
| 1795 | } |
| 1796 | |
| 1797 | result = atomctrl_get_avfs_information(hwmgr, &avfs_params); |
| 1798 | |
| 1799 | if (0 == result) { |
| 1800 | if (ASICID_IS_P20(adev->pdev->device, adev->pdev->revision)(((adev->pdev->device == 0x67DF) && ((adev-> pdev->revision == 0xE3) || (adev->pdev->revision == 0xE4 ) || (adev->pdev->revision == 0xE5) || (adev->pdev-> revision == 0xE7) || (adev->pdev->revision == 0xEF))) || ((adev->pdev->device == 0x6FDF) && ((adev-> pdev->revision == 0xE7) || (adev->pdev->revision == 0xEF ) || (adev->pdev->revision == 0xFF)))) || |
| 1801 | ((hwmgr->chip_id == CHIP_POLARIS12) && !ASICID_IS_P23(adev->pdev->device, adev->pdev->revision)(((adev->pdev->device == 0x6987) && ((adev-> pdev->revision == 0xC0) || (adev->pdev->revision == 0xC1 ) || (adev->pdev->revision == 0xC3) || (adev->pdev-> revision == 0xC7))) || ((adev->pdev->device == 0x6981) && ((adev->pdev->revision == 0x00) || (adev->pdev-> revision == 0x01) || (adev->pdev->revision == 0x10))))) || |
| 1802 | ASICID_IS_P21(adev->pdev->device, adev->pdev->revision)(((adev->pdev->device == 0x67EF) && ((adev-> pdev->revision == 0xE0) || (adev->pdev->revision == 0xE5 ))) || ((adev->pdev->device == 0x67FF) && ((adev ->pdev->revision == 0xCF) || (adev->pdev->revision == 0xEF) || (adev->pdev->revision == 0xFF))))) { |
| 1803 | avfs_params.ucEnableApplyAVFS_CKS_OFF_Voltage = 1; |
| 1804 | if ((adev->pdev->device == 0x67ef && adev->pdev->revision == 0xe5) || |
| 1805 | (adev->pdev->device == 0x67ff && adev->pdev->revision == 0xef)) { |
| 1806 | if ((avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a0 == 0xEA522DD3) && |
| 1807 | (avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a1 == 0x5645A) && |
| 1808 | (avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a2 == 0x33F9E) && |
| 1809 | (avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_m1 == 0xFFFFC5CC) && |
| 1810 | (avfs_params.usAVFSGB_FUSE_TABLE_CKSOFF_m2 == 0x1B1A) && |
| 1811 | (avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_b == 0xFFFFFCED)) { |
| 1812 | avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a0 = 0xF718F1D4; |
| 1813 | avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a1 = 0x323FD; |
| 1814 | avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a2 = 0x1E455; |
| 1815 | avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_m1 = 0; |
| 1816 | avfs_params.usAVFSGB_FUSE_TABLE_CKSOFF_m2 = 0; |
| 1817 | avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_b = 0x23; |
| 1818 | } |
| 1819 | } else if (hwmgr->chip_id == CHIP_POLARIS12 && !ASICID_IS_P23(adev->pdev->device, adev->pdev->revision)(((adev->pdev->device == 0x6987) && ((adev-> pdev->revision == 0xC0) || (adev->pdev->revision == 0xC1 ) || (adev->pdev->revision == 0xC3) || (adev->pdev-> revision == 0xC7))) || ((adev->pdev->device == 0x6981) && ((adev->pdev->revision == 0x00) || (adev->pdev-> revision == 0x01) || (adev->pdev->revision == 0x10))))) { |
| 1820 | avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a0 = 0xF6B024DD; |
| 1821 | avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a1 = 0x3005E; |
| 1822 | avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a2 = 0x18A5F; |
| 1823 | avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_m1 = 0x315; |
| 1824 | avfs_params.usAVFSGB_FUSE_TABLE_CKSOFF_m2 = 0xFED1; |
| 1825 | avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_b = 0x3B; |
| 1826 | } else if (ASICID_IS_P20(adev->pdev->device, adev->pdev->revision)(((adev->pdev->device == 0x67DF) && ((adev-> pdev->revision == 0xE3) || (adev->pdev->revision == 0xE4 ) || (adev->pdev->revision == 0xE5) || (adev->pdev-> revision == 0xE7) || (adev->pdev->revision == 0xEF))) || ((adev->pdev->device == 0x6FDF) && ((adev-> pdev->revision == 0xE7) || (adev->pdev->revision == 0xEF ) || (adev->pdev->revision == 0xFF))))) { |
| 1827 | avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a0 = 0xF843B66B; |
| 1828 | avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a1 = 0x59CB5; |
| 1829 | avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a2 = 0xFFFF287F; |
| 1830 | avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_m1 = 0; |
| 1831 | avfs_params.usAVFSGB_FUSE_TABLE_CKSOFF_m2 = 0xFF23; |
| 1832 | avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_b = 0x58; |
| 1833 | } |
| 1834 | } |
| 1835 | } |
| 1836 | |
| 1837 | if (0 == result) { |
| 1838 | table->BTCGB_VDROOP_TABLE[0].a0 = PP_HOST_TO_SMC_UL(avfs_params.ulGB_VDROOP_TABLE_CKSON_a0)(__uint32_t)(__builtin_constant_p(avfs_params.ulGB_VDROOP_TABLE_CKSON_a0 ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSON_a0 ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSON_a0 ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSON_a0 ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSON_a0 ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulGB_VDROOP_TABLE_CKSON_a0 )); |
| 1839 | table->BTCGB_VDROOP_TABLE[0].a1 = PP_HOST_TO_SMC_UL(avfs_params.ulGB_VDROOP_TABLE_CKSON_a1)(__uint32_t)(__builtin_constant_p(avfs_params.ulGB_VDROOP_TABLE_CKSON_a1 ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSON_a1 ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSON_a1 ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSON_a1 ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSON_a1 ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulGB_VDROOP_TABLE_CKSON_a1 )); |
| 1840 | table->BTCGB_VDROOP_TABLE[0].a2 = PP_HOST_TO_SMC_UL(avfs_params.ulGB_VDROOP_TABLE_CKSON_a2)(__uint32_t)(__builtin_constant_p(avfs_params.ulGB_VDROOP_TABLE_CKSON_a2 ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSON_a2 ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSON_a2 ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSON_a2 ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSON_a2 ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulGB_VDROOP_TABLE_CKSON_a2 )); |
| 1841 | table->BTCGB_VDROOP_TABLE[1].a0 = PP_HOST_TO_SMC_UL(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a0)(__uint32_t)(__builtin_constant_p(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a0 ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a0 ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a0 ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a0 ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a0 ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a0 )); |
| 1842 | table->BTCGB_VDROOP_TABLE[1].a1 = PP_HOST_TO_SMC_UL(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a1)(__uint32_t)(__builtin_constant_p(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a1 ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a1 ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a1 ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a1 ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a1 ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a1 )); |
| 1843 | table->BTCGB_VDROOP_TABLE[1].a2 = PP_HOST_TO_SMC_UL(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a2)(__uint32_t)(__builtin_constant_p(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a2 ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a2 ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a2 ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a2 ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a2 ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulGB_VDROOP_TABLE_CKSOFF_a2 )); |
| 1844 | table->AVFSGB_VDROOP_TABLE[0].m1 = PP_HOST_TO_SMC_UL(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_m1)(__uint32_t)(__builtin_constant_p(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_m1 ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_m1 ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_m1 ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_m1 ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_m1 ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_m1 )); |
| 1845 | table->AVFSGB_VDROOP_TABLE[0].m2 = PP_HOST_TO_SMC_US(avfs_params.usAVFSGB_FUSE_TABLE_CKSON_m2)(__uint16_t)(__builtin_constant_p(avfs_params.usAVFSGB_FUSE_TABLE_CKSON_m2 ) ? (__uint16_t)(((__uint16_t)(avfs_params.usAVFSGB_FUSE_TABLE_CKSON_m2 ) & 0xffU) << 8 | ((__uint16_t)(avfs_params.usAVFSGB_FUSE_TABLE_CKSON_m2 ) & 0xff00U) >> 8) : __swap16md(avfs_params.usAVFSGB_FUSE_TABLE_CKSON_m2 )); |
| 1846 | table->AVFSGB_VDROOP_TABLE[0].b = PP_HOST_TO_SMC_UL(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_b)(__uint32_t)(__builtin_constant_p(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_b ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_b ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_b ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_b ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_b ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulAVFSGB_FUSE_TABLE_CKSON_b )); |
| 1847 | table->AVFSGB_VDROOP_TABLE[0].m1_shift = 24; |
| 1848 | table->AVFSGB_VDROOP_TABLE[0].m2_shift = 12; |
| 1849 | table->AVFSGB_VDROOP_TABLE[1].m1 = PP_HOST_TO_SMC_UL(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_m1)(__uint32_t)(__builtin_constant_p(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_m1 ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_m1 ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_m1 ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_m1 ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_m1 ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_m1 )); |
| 1850 | table->AVFSGB_VDROOP_TABLE[1].m2 = PP_HOST_TO_SMC_US(avfs_params.usAVFSGB_FUSE_TABLE_CKSOFF_m2)(__uint16_t)(__builtin_constant_p(avfs_params.usAVFSGB_FUSE_TABLE_CKSOFF_m2 ) ? (__uint16_t)(((__uint16_t)(avfs_params.usAVFSGB_FUSE_TABLE_CKSOFF_m2 ) & 0xffU) << 8 | ((__uint16_t)(avfs_params.usAVFSGB_FUSE_TABLE_CKSOFF_m2 ) & 0xff00U) >> 8) : __swap16md(avfs_params.usAVFSGB_FUSE_TABLE_CKSOFF_m2 )); |
| 1851 | table->AVFSGB_VDROOP_TABLE[1].b = PP_HOST_TO_SMC_UL(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_b)(__uint32_t)(__builtin_constant_p(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_b ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_b ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_b ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_b ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_b ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulAVFSGB_FUSE_TABLE_CKSOFF_b )); |
| 1852 | table->AVFSGB_VDROOP_TABLE[1].m1_shift = 24; |
| 1853 | table->AVFSGB_VDROOP_TABLE[1].m2_shift = 12; |
| 1854 | table->MaxVoltage = PP_HOST_TO_SMC_US(avfs_params.usMaxVoltage_0_25mv)(__uint16_t)(__builtin_constant_p(avfs_params.usMaxVoltage_0_25mv ) ? (__uint16_t)(((__uint16_t)(avfs_params.usMaxVoltage_0_25mv ) & 0xffU) << 8 | ((__uint16_t)(avfs_params.usMaxVoltage_0_25mv ) & 0xff00U) >> 8) : __swap16md(avfs_params.usMaxVoltage_0_25mv )); |
| 1855 | AVFS_meanNsigma.Aconstant[0] = PP_HOST_TO_SMC_UL(avfs_params.ulAVFS_meanNsigma_Acontant0)(__uint32_t)(__builtin_constant_p(avfs_params.ulAVFS_meanNsigma_Acontant0 ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulAVFS_meanNsigma_Acontant0 ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulAVFS_meanNsigma_Acontant0 ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulAVFS_meanNsigma_Acontant0 ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulAVFS_meanNsigma_Acontant0 ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulAVFS_meanNsigma_Acontant0 )); |
| 1856 | AVFS_meanNsigma.Aconstant[1] = PP_HOST_TO_SMC_UL(avfs_params.ulAVFS_meanNsigma_Acontant1)(__uint32_t)(__builtin_constant_p(avfs_params.ulAVFS_meanNsigma_Acontant1 ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulAVFS_meanNsigma_Acontant1 ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulAVFS_meanNsigma_Acontant1 ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulAVFS_meanNsigma_Acontant1 ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulAVFS_meanNsigma_Acontant1 ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulAVFS_meanNsigma_Acontant1 )); |
| 1857 | AVFS_meanNsigma.Aconstant[2] = PP_HOST_TO_SMC_UL(avfs_params.ulAVFS_meanNsigma_Acontant2)(__uint32_t)(__builtin_constant_p(avfs_params.ulAVFS_meanNsigma_Acontant2 ) ? (__uint32_t)(((__uint32_t)(avfs_params.ulAVFS_meanNsigma_Acontant2 ) & 0xff) << 24 | ((__uint32_t)(avfs_params.ulAVFS_meanNsigma_Acontant2 ) & 0xff00) << 8 | ((__uint32_t)(avfs_params.ulAVFS_meanNsigma_Acontant2 ) & 0xff0000) >> 8 | ((__uint32_t)(avfs_params.ulAVFS_meanNsigma_Acontant2 ) & 0xff000000) >> 24) : __swap32md(avfs_params.ulAVFS_meanNsigma_Acontant2 )); |
| 1858 | AVFS_meanNsigma.DC_tol_sigma = PP_HOST_TO_SMC_US(avfs_params.usAVFS_meanNsigma_DC_tol_sigma)(__uint16_t)(__builtin_constant_p(avfs_params.usAVFS_meanNsigma_DC_tol_sigma ) ? (__uint16_t)(((__uint16_t)(avfs_params.usAVFS_meanNsigma_DC_tol_sigma ) & 0xffU) << 8 | ((__uint16_t)(avfs_params.usAVFS_meanNsigma_DC_tol_sigma ) & 0xff00U) >> 8) : __swap16md(avfs_params.usAVFS_meanNsigma_DC_tol_sigma )); |
| 1859 | AVFS_meanNsigma.Platform_mean = PP_HOST_TO_SMC_US(avfs_params.usAVFS_meanNsigma_Platform_mean)(__uint16_t)(__builtin_constant_p(avfs_params.usAVFS_meanNsigma_Platform_mean ) ? (__uint16_t)(((__uint16_t)(avfs_params.usAVFS_meanNsigma_Platform_mean ) & 0xffU) << 8 | ((__uint16_t)(avfs_params.usAVFS_meanNsigma_Platform_mean ) & 0xff00U) >> 8) : __swap16md(avfs_params.usAVFS_meanNsigma_Platform_mean )); |
| 1860 | AVFS_meanNsigma.PSM_Age_CompFactor = PP_HOST_TO_SMC_US(avfs_params.usPSM_Age_ComFactor)(__uint16_t)(__builtin_constant_p(avfs_params.usPSM_Age_ComFactor ) ? (__uint16_t)(((__uint16_t)(avfs_params.usPSM_Age_ComFactor ) & 0xffU) << 8 | ((__uint16_t)(avfs_params.usPSM_Age_ComFactor ) & 0xff00U) >> 8) : __swap16md(avfs_params.usPSM_Age_ComFactor )); |
| 1861 | AVFS_meanNsigma.Platform_sigma = PP_HOST_TO_SMC_US(avfs_params.usAVFS_meanNsigma_Platform_sigma)(__uint16_t)(__builtin_constant_p(avfs_params.usAVFS_meanNsigma_Platform_sigma ) ? (__uint16_t)(((__uint16_t)(avfs_params.usAVFS_meanNsigma_Platform_sigma ) & 0xffU) << 8 | ((__uint16_t)(avfs_params.usAVFS_meanNsigma_Platform_sigma ) & 0xff00U) >> 8) : __swap16md(avfs_params.usAVFS_meanNsigma_Platform_sigma )); |
| 1862 | |
| 1863 | for (i = 0; i < NUM_VFT_COLUMNS; i++) { |
| 1864 | AVFS_meanNsigma.Static_Voltage_Offset[i] = (uint8_t)(sclk_table->entries[i].cks_voffset * 100 / 625); |
| 1865 | AVFS_SclkOffset.Sclk_Offset[i] = PP_HOST_TO_SMC_US((uint16_t)(sclk_table->entries[i].sclk_offset) / 100)(__uint16_t)(__builtin_constant_p((uint16_t)(sclk_table->entries [i].sclk_offset) / 100) ? (__uint16_t)(((__uint16_t)((uint16_t )(sclk_table->entries[i].sclk_offset) / 100) & 0xffU) << 8 | ((__uint16_t)((uint16_t)(sclk_table->entries[i].sclk_offset ) / 100) & 0xff00U) >> 8) : __swap16md((uint16_t)(sclk_table ->entries[i].sclk_offset) / 100)); |
| 1866 | } |
| 1867 | |
| 1868 | result = smu7_read_smc_sram_dword(hwmgr, |
Value stored to 'result' is never read | |
| 1869 | SMU7_FIRMWARE_HEADER_LOCATION0x20000 + offsetof(SMU74_Firmware_Header, AvfsMeanNSigma)__builtin_offsetof(SMU74_Firmware_Header, AvfsMeanNSigma), |
| 1870 | &tmp, SMC_RAM_END0x40000); |
| 1871 | |
| 1872 | smu7_copy_bytes_to_smc(hwmgr, |
| 1873 | tmp, |
| 1874 | (uint8_t *)&AVFS_meanNsigma, |
| 1875 | sizeof(AVFS_meanNsigma_t), |
| 1876 | SMC_RAM_END0x40000); |
| 1877 | |
| 1878 | result = smu7_read_smc_sram_dword(hwmgr, |
| 1879 | SMU7_FIRMWARE_HEADER_LOCATION0x20000 + offsetof(SMU74_Firmware_Header, AvfsSclkOffsetTable)__builtin_offsetof(SMU74_Firmware_Header, AvfsSclkOffsetTable ), |
| 1880 | &tmp, SMC_RAM_END0x40000); |
| 1881 | smu7_copy_bytes_to_smc(hwmgr, |
| 1882 | tmp, |
| 1883 | (uint8_t *)&AVFS_SclkOffset, |
| 1884 | sizeof(AVFS_Sclk_Offset_t), |
| 1885 | SMC_RAM_END0x40000); |
| 1886 | |
| 1887 | data->avfs_vdroop_override_setting = (avfs_params.ucEnableGB_VDROOP_TABLE_CKSON << BTCGB0_Vdroop_Enable_SHIFT0) | |
| 1888 | (avfs_params.ucEnableGB_VDROOP_TABLE_CKSOFF << BTCGB1_Vdroop_Enable_SHIFT1) | |
| 1889 | (avfs_params.ucEnableGB_FUSE_TABLE_CKSON << AVFSGB0_Vdroop_Enable_SHIFT2) | |
| 1890 | (avfs_params.ucEnableGB_FUSE_TABLE_CKSOFF << AVFSGB1_Vdroop_Enable_SHIFT3); |
| 1891 | data->apply_avfs_cks_off_voltage = (avfs_params.ucEnableApplyAVFS_CKS_OFF_Voltage == 1) ? true1 : false0; |
| 1892 | } |
| 1893 | return result; |
| 1894 | } |
| 1895 | |
| 1896 | static void polaris10_initialize_power_tune_defaults(struct pp_hwmgr *hwmgr) |
| 1897 | { |
| 1898 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 1899 | struct phm_ppt_v1_information *table_info = |
| 1900 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 1901 | |
| 1902 | if (table_info && |
| 1903 | table_info->cac_dtp_table->usPowerTuneDataSetID <= POWERTUNE_DEFAULT_SET_MAX1 && |
| 1904 | table_info->cac_dtp_table->usPowerTuneDataSetID) |
| 1905 | smu_data->power_tune_defaults = |
| 1906 | &polaris10_power_tune_data_set_array |
| 1907 | [table_info->cac_dtp_table->usPowerTuneDataSetID - 1]; |
| 1908 | else |
| 1909 | smu_data->power_tune_defaults = &polaris10_power_tune_data_set_array[0]; |
| 1910 | |
| 1911 | } |
| 1912 | |
| 1913 | static int polaris10_init_smc_table(struct pp_hwmgr *hwmgr) |
| 1914 | { |
| 1915 | int result; |
| 1916 | struct smu7_hwmgr *hw_data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 1917 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 1918 | |
| 1919 | struct phm_ppt_v1_information *table_info = |
| 1920 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 1921 | struct SMU74_Discrete_DpmTable *table = &(smu_data->smc_state_table); |
| 1922 | uint8_t i; |
| 1923 | struct pp_atomctrl_gpio_pin_assignment gpio_pin; |
| 1924 | pp_atomctrl_clock_dividers_vi dividers; |
| 1925 | struct phm_ppt_v1_gpio_table *gpio_table = table_info->gpio_table; |
| 1926 | |
| 1927 | polaris10_initialize_power_tune_defaults(hwmgr); |
| 1928 | |
| 1929 | if (SMU7_VOLTAGE_CONTROL_NONE0x0 != hw_data->voltage_control) |
| 1930 | polaris10_populate_smc_voltage_tables(hwmgr, table); |
| 1931 | |
| 1932 | table->SystemFlags = 0; |
| 1933 | if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, |
| 1934 | PHM_PlatformCaps_AutomaticDCTransition)) |
| 1935 | table->SystemFlags |= PPSMC_SYSTEMFLAG_GPIO_DC0x01; |
| 1936 | |
| 1937 | if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, |
| 1938 | PHM_PlatformCaps_StepVddc)) |
| 1939 | table->SystemFlags |= PPSMC_SYSTEMFLAG_STEPVDDC0x02; |
| 1940 | |
| 1941 | if (hw_data->is_memory_gddr5) |
| 1942 | table->SystemFlags |= PPSMC_SYSTEMFLAG_GDDR50x04; |
| 1943 | |
| 1944 | if (hw_data->ulv_supported && table_info->us_ulv_voltage_offset) { |
| 1945 | result = polaris10_populate_ulv_state(hwmgr, table); |
| 1946 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize ULV state!" ); return result; } } while (0) |
| 1947 | "Failed to initialize ULV state!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize ULV state!" ); return result; } } while (0); |
| 1948 | cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xc020015c,0x00040035)) |
| 1949 | ixCG_ULV_PARAMETER, SMU7_CGULVPARAMETER_DFLT)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xc020015c,0x00040035)); |
| 1950 | } |
| 1951 | |
| 1952 | result = polaris10_populate_smc_link_level(hwmgr, table); |
| 1953 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize Link Level!" ); return result; } } while (0) |
| 1954 | "Failed to initialize Link Level!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize Link Level!" ); return result; } } while (0); |
| 1955 | |
| 1956 | result = polaris10_populate_all_graphic_levels(hwmgr); |
| 1957 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize Graphics Level!" ); return result; } } while (0) |
| 1958 | "Failed to initialize Graphics Level!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize Graphics Level!" ); return result; } } while (0); |
| 1959 | |
| 1960 | result = polaris10_populate_all_memory_levels(hwmgr); |
| 1961 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize Memory Level!" ); return result; } } while (0) |
| 1962 | "Failed to initialize Memory Level!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize Memory Level!" ); return result; } } while (0); |
| 1963 | |
| 1964 | result = polaris10_populate_smc_acpi_level(hwmgr, table); |
| 1965 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize ACPI Level!" ); return result; } } while (0) |
| 1966 | "Failed to initialize ACPI Level!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize ACPI Level!" ); return result; } } while (0); |
| 1967 | |
| 1968 | result = polaris10_populate_smc_vce_level(hwmgr, table); |
| 1969 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize VCE Level!" ); return result; } } while (0) |
| 1970 | "Failed to initialize VCE Level!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize VCE Level!" ); return result; } } while (0); |
| 1971 | |
| 1972 | result = polaris10_populate_smc_samu_level(hwmgr, table); |
| 1973 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize SAMU Level!" ); return result; } } while (0) |
| 1974 | "Failed to initialize SAMU Level!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize SAMU Level!" ); return result; } } while (0); |
| 1975 | |
| 1976 | /* Since only the initial state is completely set up at this point |
| 1977 | * (the other states are just copies of the boot state) we only |
| 1978 | * need to populate the ARB settings for the initial state. |
| 1979 | */ |
| 1980 | result = polaris10_program_memory_timing_parameters(hwmgr); |
| 1981 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to Write ARB settings for the initial state." ); return result; } } while (0) |
| 1982 | "Failed to Write ARB settings for the initial state.", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to Write ARB settings for the initial state." ); return result; } } while (0); |
| 1983 | |
| 1984 | result = polaris10_populate_smc_uvd_level(hwmgr, table); |
| 1985 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize UVD Level!" ); return result; } } while (0) |
| 1986 | "Failed to initialize UVD Level!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize UVD Level!" ); return result; } } while (0); |
| 1987 | |
| 1988 | result = polaris10_populate_smc_boot_level(hwmgr, table); |
| 1989 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize Boot Level!" ); return result; } } while (0) |
| 1990 | "Failed to initialize Boot Level!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize Boot Level!" ); return result; } } while (0); |
| 1991 | |
| 1992 | result = polaris10_populate_smc_initailial_state(hwmgr); |
| 1993 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize Boot State!" ); return result; } } while (0) |
| 1994 | "Failed to initialize Boot State!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to initialize Boot State!" ); return result; } } while (0); |
| 1995 | |
| 1996 | result = polaris10_populate_bapm_parameters_in_dpm_table(hwmgr); |
| 1997 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to populate BAPM Parameters!" ); return result; } } while (0) |
| 1998 | "Failed to populate BAPM Parameters!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to populate BAPM Parameters!" ); return result; } } while (0); |
| 1999 | |
| 2000 | polaris10_populate_zero_rpm_parameters(hwmgr); |
| 2001 | |
| 2002 | if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, |
| 2003 | PHM_PlatformCaps_ClockStretcher)) { |
| 2004 | result = polaris10_populate_clock_stretcher_data_table(hwmgr); |
| 2005 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to populate Clock Stretcher Data Table!" ); return result; } } while (0) |
| 2006 | "Failed to populate Clock Stretcher Data Table!",do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to populate Clock Stretcher Data Table!" ); return result; } } while (0) |
| 2007 | return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to populate Clock Stretcher Data Table!" ); return result; } } while (0); |
| 2008 | } |
| 2009 | |
| 2010 | result = polaris10_populate_avfs_parameters(hwmgr); |
| 2011 | PP_ASSERT_WITH_CODE(0 == result, "Failed to populate AVFS Parameters!", return result;)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to populate AVFS Parameters!" ); return result;; } } while (0); |
| 2012 | |
| 2013 | table->CurrSclkPllRange = 0xff; |
| 2014 | table->GraphicsVoltageChangeEnable = 1; |
| 2015 | table->GraphicsThermThrottleEnable = 1; |
| 2016 | table->GraphicsInterval = 1; |
| 2017 | table->VoltageInterval = 1; |
| 2018 | table->ThermalInterval = 1; |
| 2019 | table->TemperatureLimitHigh = |
| 2020 | table_info->cac_dtp_table->usTargetOperatingTemp * |
| 2021 | SMU7_Q88_FORMAT_CONVERSION_UNIT256; |
| 2022 | table->TemperatureLimitLow = |
| 2023 | (table_info->cac_dtp_table->usTargetOperatingTemp - 1) * |
| 2024 | SMU7_Q88_FORMAT_CONVERSION_UNIT256; |
| 2025 | table->MemoryVoltageChangeEnable = 1; |
| 2026 | table->MemoryInterval = 1; |
| 2027 | table->VoltageResponseTime = 0; |
| 2028 | table->PhaseResponseTime = 0; |
| 2029 | table->MemoryThermThrottleEnable = 1; |
| 2030 | table->PCIeBootLinkLevel = hw_data->dpm_table.pcie_speed_table.count; |
| 2031 | table->PCIeGenInterval = 1; |
| 2032 | table->VRConfig = 0; |
| 2033 | |
| 2034 | result = polaris10_populate_vr_config(hwmgr, table); |
| 2035 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to populate VRConfig setting!" ); return result; } } while (0) |
| 2036 | "Failed to populate VRConfig setting!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to populate VRConfig setting!" ); return result; } } while (0); |
| 2037 | hw_data->vr_config = table->VRConfig; |
| 2038 | table->ThermGpio = 17; |
| 2039 | table->SclkStepSize = 0x4000; |
| 2040 | |
| 2041 | if (atomctrl_get_pp_assign_pin(hwmgr, VDDC_VRHOT_GPIO_PINID61, &gpio_pin)) { |
| 2042 | table->VRHotGpio = gpio_pin.uc_gpio_pin_bit_shift; |
| 2043 | if (gpio_table) |
| 2044 | table->VRHotLevel = gpio_table->vrhot_triggered_sclk_dpm_index; |
| 2045 | } else { |
| 2046 | table->VRHotGpio = SMU7_UNUSED_GPIO_PIN0x7F; |
| 2047 | phm_cap_unset(hwmgr->platform_descriptor.platformCaps, |
| 2048 | PHM_PlatformCaps_RegulatorHot); |
| 2049 | } |
| 2050 | |
| 2051 | if (atomctrl_get_pp_assign_pin(hwmgr, PP_AC_DC_SWITCH_GPIO_PINID60, |
| 2052 | &gpio_pin)) { |
| 2053 | table->AcDcGpio = gpio_pin.uc_gpio_pin_bit_shift; |
| 2054 | if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, |
| 2055 | PHM_PlatformCaps_AutomaticDCTransition) && |
| 2056 | !smum_send_msg_to_smc(hwmgr, PPSMC_MSG_UseNewGPIOScheme((uint16_t) 0x277), NULL((void *)0))) |
| 2057 | phm_cap_set(hwmgr->platform_descriptor.platformCaps, |
| 2058 | PHM_PlatformCaps_SMCtoPPLIBAcdcGpioScheme); |
| 2059 | } else { |
| 2060 | table->AcDcGpio = SMU7_UNUSED_GPIO_PIN0x7F; |
| 2061 | phm_cap_unset(hwmgr->platform_descriptor.platformCaps, |
| 2062 | PHM_PlatformCaps_AutomaticDCTransition); |
| 2063 | } |
| 2064 | |
| 2065 | /* Thermal Output GPIO */ |
| 2066 | if (atomctrl_get_pp_assign_pin(hwmgr, THERMAL_INT_OUTPUT_GPIO_PINID65, |
| 2067 | &gpio_pin)) { |
| 2068 | phm_cap_set(hwmgr->platform_descriptor.platformCaps, |
| 2069 | PHM_PlatformCaps_ThermalOutGPIO); |
| 2070 | |
| 2071 | table->ThermOutGpio = gpio_pin.uc_gpio_pin_bit_shift; |
| 2072 | |
| 2073 | /* For porlarity read GPIOPAD_A with assigned Gpio pin |
| 2074 | * since VBIOS will program this register to set 'inactive state', |
| 2075 | * driver can then determine 'active state' from this and |
| 2076 | * program SMU with correct polarity |
| 2077 | */ |
| 2078 | table->ThermOutPolarity = (0 == (cgs_read_register(hwmgr->device, mmGPIOPAD_A)(((struct cgs_device *)hwmgr->device)->ops->read_register (hwmgr->device,0x183)) |
| 2079 | & (1 << gpio_pin.uc_gpio_pin_bit_shift))) ? 1:0; |
| 2080 | table->ThermOutMode = SMU7_THERM_OUT_MODE_THERM_ONLY0x1; |
| 2081 | |
| 2082 | /* if required, combine VRHot/PCC with thermal out GPIO */ |
| 2083 | if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_RegulatorHot) |
| 2084 | && phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_CombinePCCWithThermalSignal)) |
| 2085 | table->ThermOutMode = SMU7_THERM_OUT_MODE_THERM_VRHOT0x2; |
| 2086 | } else { |
| 2087 | table->ThermOutGpio = 17; |
| 2088 | table->ThermOutPolarity = 1; |
| 2089 | table->ThermOutMode = SMU7_THERM_OUT_MODE_DISABLE0x0; |
| 2090 | } |
| 2091 | |
| 2092 | /* Populate BIF_SCLK levels into SMC DPM table */ |
| 2093 | for (i = 0; i <= hw_data->dpm_table.pcie_speed_table.count; i++) { |
| 2094 | result = atomctrl_get_dfs_pll_dividers_vi(hwmgr, smu_data->bif_sclk_table[i], ÷rs); |
| 2095 | PP_ASSERT_WITH_CODE((result == 0), "Can not find DFS divide id for Sclk", return result)do { if (!((result == 0))) { printk("\0014" "amdgpu: " "%s\n" , "Can not find DFS divide id for Sclk"); return result; } } while (0); |
| 2096 | |
| 2097 | if (i == 0) |
| 2098 | table->Ulv.BifSclkDfs = PP_HOST_TO_SMC_US((USHORT)(dividers.pll_post_divider))(__uint16_t)(__builtin_constant_p((USHORT)(dividers.pll_post_divider )) ? (__uint16_t)(((__uint16_t)((USHORT)(dividers.pll_post_divider )) & 0xffU) << 8 | ((__uint16_t)((USHORT)(dividers. pll_post_divider)) & 0xff00U) >> 8) : __swap16md((USHORT )(dividers.pll_post_divider))); |
| 2099 | else |
| 2100 | table->LinkLevel[i-1].BifSclkDfs = PP_HOST_TO_SMC_US((USHORT)(dividers.pll_post_divider))(__uint16_t)(__builtin_constant_p((USHORT)(dividers.pll_post_divider )) ? (__uint16_t)(((__uint16_t)((USHORT)(dividers.pll_post_divider )) & 0xffU) << 8 | ((__uint16_t)((USHORT)(dividers. pll_post_divider)) & 0xff00U) >> 8) : __swap16md((USHORT )(dividers.pll_post_divider))); |
| 2101 | } |
| 2102 | |
| 2103 | for (i = 0; i < SMU74_MAX_ENTRIES_SMIO32; i++) |
| 2104 | table->Smio[i] = PP_HOST_TO_SMC_UL(table->Smio[i])(__uint32_t)(__builtin_constant_p(table->Smio[i]) ? (__uint32_t )(((__uint32_t)(table->Smio[i]) & 0xff) << 24 | ( (__uint32_t)(table->Smio[i]) & 0xff00) << 8 | (( __uint32_t)(table->Smio[i]) & 0xff0000) >> 8 | ( (__uint32_t)(table->Smio[i]) & 0xff000000) >> 24 ) : __swap32md(table->Smio[i])); |
| 2105 | |
| 2106 | CONVERT_FROM_HOST_TO_SMC_UL(table->SystemFlags)((table->SystemFlags) = (__uint32_t)(__builtin_constant_p( table->SystemFlags) ? (__uint32_t)(((__uint32_t)(table-> SystemFlags) & 0xff) << 24 | ((__uint32_t)(table-> SystemFlags) & 0xff00) << 8 | ((__uint32_t)(table-> SystemFlags) & 0xff0000) >> 8 | ((__uint32_t)(table ->SystemFlags) & 0xff000000) >> 24) : __swap32md (table->SystemFlags))); |
| 2107 | CONVERT_FROM_HOST_TO_SMC_UL(table->VRConfig)((table->VRConfig) = (__uint32_t)(__builtin_constant_p(table ->VRConfig) ? (__uint32_t)(((__uint32_t)(table->VRConfig ) & 0xff) << 24 | ((__uint32_t)(table->VRConfig) & 0xff00) << 8 | ((__uint32_t)(table->VRConfig) & 0xff0000) >> 8 | ((__uint32_t)(table->VRConfig ) & 0xff000000) >> 24) : __swap32md(table->VRConfig ))); |
| 2108 | CONVERT_FROM_HOST_TO_SMC_UL(table->SmioMask1)((table->SmioMask1) = (__uint32_t)(__builtin_constant_p(table ->SmioMask1) ? (__uint32_t)(((__uint32_t)(table->SmioMask1 ) & 0xff) << 24 | ((__uint32_t)(table->SmioMask1 ) & 0xff00) << 8 | ((__uint32_t)(table->SmioMask1 ) & 0xff0000) >> 8 | ((__uint32_t)(table->SmioMask1 ) & 0xff000000) >> 24) : __swap32md(table->SmioMask1 ))); |
| 2109 | CONVERT_FROM_HOST_TO_SMC_UL(table->SmioMask2)((table->SmioMask2) = (__uint32_t)(__builtin_constant_p(table ->SmioMask2) ? (__uint32_t)(((__uint32_t)(table->SmioMask2 ) & 0xff) << 24 | ((__uint32_t)(table->SmioMask2 ) & 0xff00) << 8 | ((__uint32_t)(table->SmioMask2 ) & 0xff0000) >> 8 | ((__uint32_t)(table->SmioMask2 ) & 0xff000000) >> 24) : __swap32md(table->SmioMask2 ))); |
| 2110 | CONVERT_FROM_HOST_TO_SMC_UL(table->SclkStepSize)((table->SclkStepSize) = (__uint32_t)(__builtin_constant_p (table->SclkStepSize) ? (__uint32_t)(((__uint32_t)(table-> SclkStepSize) & 0xff) << 24 | ((__uint32_t)(table-> SclkStepSize) & 0xff00) << 8 | ((__uint32_t)(table-> SclkStepSize) & 0xff0000) >> 8 | ((__uint32_t)(table ->SclkStepSize) & 0xff000000) >> 24) : __swap32md (table->SclkStepSize))); |
| 2111 | CONVERT_FROM_HOST_TO_SMC_UL(table->CurrSclkPllRange)((table->CurrSclkPllRange) = (__uint32_t)(__builtin_constant_p (table->CurrSclkPllRange) ? (__uint32_t)(((__uint32_t)(table ->CurrSclkPllRange) & 0xff) << 24 | ((__uint32_t )(table->CurrSclkPllRange) & 0xff00) << 8 | ((__uint32_t )(table->CurrSclkPllRange) & 0xff0000) >> 8 | (( __uint32_t)(table->CurrSclkPllRange) & 0xff000000) >> 24) : __swap32md(table->CurrSclkPllRange))); |
| 2112 | CONVERT_FROM_HOST_TO_SMC_US(table->TemperatureLimitHigh)((table->TemperatureLimitHigh) = (__uint16_t)(__builtin_constant_p (table->TemperatureLimitHigh) ? (__uint16_t)(((__uint16_t) (table->TemperatureLimitHigh) & 0xffU) << 8 | (( __uint16_t)(table->TemperatureLimitHigh) & 0xff00U) >> 8) : __swap16md(table->TemperatureLimitHigh))); |
| 2113 | CONVERT_FROM_HOST_TO_SMC_US(table->TemperatureLimitLow)((table->TemperatureLimitLow) = (__uint16_t)(__builtin_constant_p (table->TemperatureLimitLow) ? (__uint16_t)(((__uint16_t)( table->TemperatureLimitLow) & 0xffU) << 8 | ((__uint16_t )(table->TemperatureLimitLow) & 0xff00U) >> 8) : __swap16md(table->TemperatureLimitLow))); |
| 2114 | CONVERT_FROM_HOST_TO_SMC_US(table->VoltageResponseTime)((table->VoltageResponseTime) = (__uint16_t)(__builtin_constant_p (table->VoltageResponseTime) ? (__uint16_t)(((__uint16_t)( table->VoltageResponseTime) & 0xffU) << 8 | ((__uint16_t )(table->VoltageResponseTime) & 0xff00U) >> 8) : __swap16md(table->VoltageResponseTime))); |
| 2115 | CONVERT_FROM_HOST_TO_SMC_US(table->PhaseResponseTime)((table->PhaseResponseTime) = (__uint16_t)(__builtin_constant_p (table->PhaseResponseTime) ? (__uint16_t)(((__uint16_t)(table ->PhaseResponseTime) & 0xffU) << 8 | ((__uint16_t )(table->PhaseResponseTime) & 0xff00U) >> 8) : __swap16md (table->PhaseResponseTime))); |
| 2116 | |
| 2117 | /* Upload all dpm data to SMC memory.(dpm level, dpm level count etc) */ |
| 2118 | result = smu7_copy_bytes_to_smc(hwmgr, |
| 2119 | smu_data->smu7_data.dpm_table_start + |
| 2120 | offsetof(SMU74_Discrete_DpmTable, SystemFlags)__builtin_offsetof(SMU74_Discrete_DpmTable, SystemFlags), |
| 2121 | (uint8_t *)&(table->SystemFlags), |
| 2122 | sizeof(SMU74_Discrete_DpmTable) - 3 * sizeof(SMU74_PIDController), |
| 2123 | SMC_RAM_END0x40000); |
| 2124 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to upload dpm data to SMC memory!" ); return result; } } while (0) |
| 2125 | "Failed to upload dpm data to SMC memory!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to upload dpm data to SMC memory!" ); return result; } } while (0); |
| 2126 | |
| 2127 | result = polaris10_populate_pm_fuses(hwmgr); |
| 2128 | PP_ASSERT_WITH_CODE(0 == result,do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to populate PM fuses to SMC memory!" ); return result; } } while (0) |
| 2129 | "Failed to populate PM fuses to SMC memory!", return result)do { if (!(0 == result)) { printk("\0014" "amdgpu: " "%s\n", "Failed to populate PM fuses to SMC memory!" ); return result; } } while (0); |
| 2130 | |
| 2131 | return 0; |
| 2132 | } |
| 2133 | |
| 2134 | static int polaris10_program_mem_timing_parameters(struct pp_hwmgr *hwmgr) |
| 2135 | { |
| 2136 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 2137 | |
| 2138 | if (data->need_update_smu7_dpm_table & |
| 2139 | (DPMTABLE_OD_UPDATE_SCLK0x00000001 + DPMTABLE_OD_UPDATE_MCLK0x00000002)) |
| 2140 | return polaris10_program_memory_timing_parameters(hwmgr); |
| 2141 | |
| 2142 | return 0; |
| 2143 | } |
| 2144 | |
| 2145 | static int polaris10_thermal_avfs_enable(struct pp_hwmgr *hwmgr) |
| 2146 | { |
| 2147 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 2148 | |
| 2149 | if (!hwmgr->avfs_supported) |
| 2150 | return 0; |
| 2151 | |
| 2152 | smum_send_msg_to_smc_with_parameter(hwmgr, |
| 2153 | PPSMC_MSG_SetGBDroopSettings((uint16_t) 0x305), data->avfs_vdroop_override_setting, |
| 2154 | NULL((void *)0)); |
| 2155 | |
| 2156 | smum_send_msg_to_smc(hwmgr, PPSMC_MSG_EnableAvfs((uint16_t) 0x26A), NULL((void *)0)); |
| 2157 | |
| 2158 | /* Apply avfs cks-off voltages to avoid the overshoot |
| 2159 | * when switching to the highest sclk frequency |
| 2160 | */ |
| 2161 | if (data->apply_avfs_cks_off_voltage) |
| 2162 | smum_send_msg_to_smc(hwmgr, PPSMC_MSG_ApplyAvfsCksOffVoltage((uint16_t) 0x415), NULL((void *)0)); |
| 2163 | |
| 2164 | return 0; |
| 2165 | } |
| 2166 | |
| 2167 | static int polaris10_thermal_setup_fan_table(struct pp_hwmgr *hwmgr) |
| 2168 | { |
| 2169 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 2170 | SMU74_Discrete_FanTable fan_table = { FDO_MODE_HARDWARE0 }; |
| 2171 | uint32_t duty100; |
| 2172 | uint32_t t_diff1, t_diff2, pwm_diff1, pwm_diff2; |
| 2173 | uint16_t fdo_min, slope1, slope2; |
| 2174 | uint32_t reference_clock; |
| 2175 | int res; |
| 2176 | uint64_t tmp64; |
| 2177 | |
| 2178 | if (hwmgr->thermal_controller.fanInfo.bNoFan) { |
| 2179 | phm_cap_unset(hwmgr->platform_descriptor.platformCaps, |
| 2180 | PHM_PlatformCaps_MicrocodeFanControl); |
| 2181 | return 0; |
| 2182 | } |
| 2183 | |
| 2184 | if (smu_data->smu7_data.fan_table_start == 0) { |
| 2185 | phm_cap_unset(hwmgr->platform_descriptor.platformCaps, |
| 2186 | PHM_PlatformCaps_MicrocodeFanControl); |
| 2187 | return 0; |
| 2188 | } |
| 2189 | |
| 2190 | duty100 = PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xc0300068))) & 0xff) >> 0x0) |
| 2191 | CG_FDO_CTRL1, FMAX_DUTY100)((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xc0300068))) & 0xff) >> 0x0); |
| 2192 | |
| 2193 | if (duty100 == 0) { |
| 2194 | phm_cap_unset(hwmgr->platform_descriptor.platformCaps, |
| 2195 | PHM_PlatformCaps_MicrocodeFanControl); |
| 2196 | return 0; |
| 2197 | } |
| 2198 | |
| 2199 | /* use hardware fan control */ |
| 2200 | if (hwmgr->thermal_controller.use_hw_fan_control) |
| 2201 | return 0; |
| 2202 | |
| 2203 | tmp64 = hwmgr->thermal_controller.advanceFanControlParameters. |
| 2204 | usPWMMin * duty100; |
| 2205 | do_div(tmp64, 10000)({ uint32_t __base = (10000); uint32_t __rem = ((uint64_t)(tmp64 )) % __base; (tmp64) = ((uint64_t)(tmp64)) / __base; __rem; } ); |
| 2206 | fdo_min = (uint16_t)tmp64; |
| 2207 | |
| 2208 | t_diff1 = hwmgr->thermal_controller.advanceFanControlParameters.usTMed - |
| 2209 | hwmgr->thermal_controller.advanceFanControlParameters.usTMin; |
| 2210 | t_diff2 = hwmgr->thermal_controller.advanceFanControlParameters.usTHigh - |
| 2211 | hwmgr->thermal_controller.advanceFanControlParameters.usTMed; |
| 2212 | |
| 2213 | pwm_diff1 = hwmgr->thermal_controller.advanceFanControlParameters.usPWMMed - |
| 2214 | hwmgr->thermal_controller.advanceFanControlParameters.usPWMMin; |
| 2215 | pwm_diff2 = hwmgr->thermal_controller.advanceFanControlParameters.usPWMHigh - |
| 2216 | hwmgr->thermal_controller.advanceFanControlParameters.usPWMMed; |
| 2217 | |
| 2218 | slope1 = (uint16_t)((50 + ((16 * duty100 * pwm_diff1) / t_diff1)) / 100); |
| 2219 | slope2 = (uint16_t)((50 + ((16 * duty100 * pwm_diff2) / t_diff2)) / 100); |
| 2220 | |
| 2221 | fan_table.TempMin = cpu_to_be16((50 + hwmgr->(__uint16_t)(__builtin_constant_p((50 + hwmgr-> thermal_controller .advanceFanControlParameters.usTMin) / 100) ? (__uint16_t)((( __uint16_t)((50 + hwmgr-> thermal_controller.advanceFanControlParameters .usTMin) / 100) & 0xffU) << 8 | ((__uint16_t)((50 + hwmgr-> thermal_controller.advanceFanControlParameters.usTMin ) / 100) & 0xff00U) >> 8) : __swap16md((50 + hwmgr-> thermal_controller.advanceFanControlParameters.usTMin) / 100 )) |
| 2222 | thermal_controller.advanceFanControlParameters.usTMin) / 100)(__uint16_t)(__builtin_constant_p((50 + hwmgr-> thermal_controller .advanceFanControlParameters.usTMin) / 100) ? (__uint16_t)((( __uint16_t)((50 + hwmgr-> thermal_controller.advanceFanControlParameters .usTMin) / 100) & 0xffU) << 8 | ((__uint16_t)((50 + hwmgr-> thermal_controller.advanceFanControlParameters.usTMin ) / 100) & 0xff00U) >> 8) : __swap16md((50 + hwmgr-> thermal_controller.advanceFanControlParameters.usTMin) / 100 )); |
| 2223 | fan_table.TempMed = cpu_to_be16((50 + hwmgr->(__uint16_t)(__builtin_constant_p((50 + hwmgr-> thermal_controller .advanceFanControlParameters.usTMed) / 100) ? (__uint16_t)((( __uint16_t)((50 + hwmgr-> thermal_controller.advanceFanControlParameters .usTMed) / 100) & 0xffU) << 8 | ((__uint16_t)((50 + hwmgr-> thermal_controller.advanceFanControlParameters.usTMed ) / 100) & 0xff00U) >> 8) : __swap16md((50 + hwmgr-> thermal_controller.advanceFanControlParameters.usTMed) / 100 )) |
| 2224 | thermal_controller.advanceFanControlParameters.usTMed) / 100)(__uint16_t)(__builtin_constant_p((50 + hwmgr-> thermal_controller .advanceFanControlParameters.usTMed) / 100) ? (__uint16_t)((( __uint16_t)((50 + hwmgr-> thermal_controller.advanceFanControlParameters .usTMed) / 100) & 0xffU) << 8 | ((__uint16_t)((50 + hwmgr-> thermal_controller.advanceFanControlParameters.usTMed ) / 100) & 0xff00U) >> 8) : __swap16md((50 + hwmgr-> thermal_controller.advanceFanControlParameters.usTMed) / 100 )); |
| 2225 | fan_table.TempMax = cpu_to_be16((50 + hwmgr->(__uint16_t)(__builtin_constant_p((50 + hwmgr-> thermal_controller .advanceFanControlParameters.usTMax) / 100) ? (__uint16_t)((( __uint16_t)((50 + hwmgr-> thermal_controller.advanceFanControlParameters .usTMax) / 100) & 0xffU) << 8 | ((__uint16_t)((50 + hwmgr-> thermal_controller.advanceFanControlParameters.usTMax ) / 100) & 0xff00U) >> 8) : __swap16md((50 + hwmgr-> thermal_controller.advanceFanControlParameters.usTMax) / 100 )) |
| 2226 | thermal_controller.advanceFanControlParameters.usTMax) / 100)(__uint16_t)(__builtin_constant_p((50 + hwmgr-> thermal_controller .advanceFanControlParameters.usTMax) / 100) ? (__uint16_t)((( __uint16_t)((50 + hwmgr-> thermal_controller.advanceFanControlParameters .usTMax) / 100) & 0xffU) << 8 | ((__uint16_t)((50 + hwmgr-> thermal_controller.advanceFanControlParameters.usTMax ) / 100) & 0xff00U) >> 8) : __swap16md((50 + hwmgr-> thermal_controller.advanceFanControlParameters.usTMax) / 100 )); |
| 2227 | |
| 2228 | fan_table.Slope1 = cpu_to_be16(slope1)(__uint16_t)(__builtin_constant_p(slope1) ? (__uint16_t)(((__uint16_t )(slope1) & 0xffU) << 8 | ((__uint16_t)(slope1) & 0xff00U) >> 8) : __swap16md(slope1)); |
| 2229 | fan_table.Slope2 = cpu_to_be16(slope2)(__uint16_t)(__builtin_constant_p(slope2) ? (__uint16_t)(((__uint16_t )(slope2) & 0xffU) << 8 | ((__uint16_t)(slope2) & 0xff00U) >> 8) : __swap16md(slope2)); |
| 2230 | |
| 2231 | fan_table.FdoMin = cpu_to_be16(fdo_min)(__uint16_t)(__builtin_constant_p(fdo_min) ? (__uint16_t)(((__uint16_t )(fdo_min) & 0xffU) << 8 | ((__uint16_t)(fdo_min) & 0xff00U) >> 8) : __swap16md(fdo_min)); |
| 2232 | |
| 2233 | fan_table.HystDown = cpu_to_be16(hwmgr->(__uint16_t)(__builtin_constant_p(hwmgr-> thermal_controller .advanceFanControlParameters.ucTHyst) ? (__uint16_t)(((__uint16_t )(hwmgr-> thermal_controller.advanceFanControlParameters.ucTHyst ) & 0xffU) << 8 | ((__uint16_t)(hwmgr-> thermal_controller .advanceFanControlParameters.ucTHyst) & 0xff00U) >> 8) : __swap16md(hwmgr-> thermal_controller.advanceFanControlParameters .ucTHyst)) |
| 2234 | thermal_controller.advanceFanControlParameters.ucTHyst)(__uint16_t)(__builtin_constant_p(hwmgr-> thermal_controller .advanceFanControlParameters.ucTHyst) ? (__uint16_t)(((__uint16_t )(hwmgr-> thermal_controller.advanceFanControlParameters.ucTHyst ) & 0xffU) << 8 | ((__uint16_t)(hwmgr-> thermal_controller .advanceFanControlParameters.ucTHyst) & 0xff00U) >> 8) : __swap16md(hwmgr-> thermal_controller.advanceFanControlParameters .ucTHyst)); |
| 2235 | |
| 2236 | fan_table.HystUp = cpu_to_be16(1)(__uint16_t)(__builtin_constant_p(1) ? (__uint16_t)(((__uint16_t )(1) & 0xffU) << 8 | ((__uint16_t)(1) & 0xff00U ) >> 8) : __swap16md(1)); |
| 2237 | |
| 2238 | fan_table.HystSlope = cpu_to_be16(1)(__uint16_t)(__builtin_constant_p(1) ? (__uint16_t)(((__uint16_t )(1) & 0xffU) << 8 | ((__uint16_t)(1) & 0xff00U ) >> 8) : __swap16md(1)); |
| 2239 | |
| 2240 | fan_table.TempRespLim = cpu_to_be16(5)(__uint16_t)(__builtin_constant_p(5) ? (__uint16_t)(((__uint16_t )(5) & 0xffU) << 8 | ((__uint16_t)(5) & 0xff00U ) >> 8) : __swap16md(5)); |
| 2241 | |
| 2242 | reference_clock = amdgpu_asic_get_xclk((struct amdgpu_device *)hwmgr->adev)((struct amdgpu_device *)hwmgr->adev)->asic_funcs->get_xclk (((struct amdgpu_device *)hwmgr->adev)); |
| 2243 | |
| 2244 | fan_table.RefreshPeriod = cpu_to_be32((hwmgr->(__uint32_t)(__builtin_constant_p((hwmgr-> thermal_controller .advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) ? (__uint32_t)(((__uint32_t)((hwmgr-> thermal_controller .advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) & 0xff) << 24 | ((__uint32_t)((hwmgr-> thermal_controller .advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) & 0xff00) << 8 | ((__uint32_t)((hwmgr-> thermal_controller .advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) & 0xff0000) >> 8 | ((__uint32_t)((hwmgr-> thermal_controller.advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) & 0xff000000) >> 24) : __swap32md ((hwmgr-> thermal_controller.advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600)) |
| 2245 | thermal_controller.advanceFanControlParameters.ulCycleDelay *(__uint32_t)(__builtin_constant_p((hwmgr-> thermal_controller .advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) ? (__uint32_t)(((__uint32_t)((hwmgr-> thermal_controller .advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) & 0xff) << 24 | ((__uint32_t)((hwmgr-> thermal_controller .advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) & 0xff00) << 8 | ((__uint32_t)((hwmgr-> thermal_controller .advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) & 0xff0000) >> 8 | ((__uint32_t)((hwmgr-> thermal_controller.advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) & 0xff000000) >> 24) : __swap32md ((hwmgr-> thermal_controller.advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600)) |
| 2246 | reference_clock) / 1600)(__uint32_t)(__builtin_constant_p((hwmgr-> thermal_controller .advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) ? (__uint32_t)(((__uint32_t)((hwmgr-> thermal_controller .advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) & 0xff) << 24 | ((__uint32_t)((hwmgr-> thermal_controller .advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) & 0xff00) << 8 | ((__uint32_t)((hwmgr-> thermal_controller .advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) & 0xff0000) >> 8 | ((__uint32_t)((hwmgr-> thermal_controller.advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600) & 0xff000000) >> 24) : __swap32md ((hwmgr-> thermal_controller.advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600)); |
| 2247 | |
| 2248 | fan_table.FdoMax = cpu_to_be16((uint16_t)duty100)(__uint16_t)(__builtin_constant_p((uint16_t)duty100) ? (__uint16_t )(((__uint16_t)((uint16_t)duty100) & 0xffU) << 8 | ( (__uint16_t)((uint16_t)duty100) & 0xff00U) >> 8) : __swap16md ((uint16_t)duty100)); |
| 2249 | |
| 2250 | fan_table.TempSrc = (uint8_t)PHM_READ_VFPF_INDIRECT_FIELD(((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xc0300010))) & 0xff00000 ) >> 0x14) |
| 2251 | hwmgr->device, CGS_IND_REG__SMC,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xc0300010))) & 0xff00000 ) >> 0x14) |
| 2252 | CG_MULT_THERMAL_CTRL, TEMP_SEL)((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0xc0300010))) & 0xff00000 ) >> 0x14); |
| 2253 | |
| 2254 | res = smu7_copy_bytes_to_smc(hwmgr, smu_data->smu7_data.fan_table_start, |
| 2255 | (uint8_t *)&fan_table, (uint32_t)sizeof(fan_table), |
| 2256 | SMC_RAM_END0x40000); |
| 2257 | |
| 2258 | if (!res && hwmgr->thermal_controller. |
| 2259 | advanceFanControlParameters.ucMinimumPWMLimit) |
| 2260 | res = smum_send_msg_to_smc_with_parameter(hwmgr, |
| 2261 | PPSMC_MSG_SetFanMinPwm((uint16_t) 0x209), |
| 2262 | hwmgr->thermal_controller. |
| 2263 | advanceFanControlParameters.ucMinimumPWMLimit, |
| 2264 | NULL((void *)0)); |
| 2265 | |
| 2266 | if (!res && hwmgr->thermal_controller. |
| 2267 | advanceFanControlParameters.ulMinFanSCLKAcousticLimit) |
| 2268 | res = smum_send_msg_to_smc_with_parameter(hwmgr, |
| 2269 | PPSMC_MSG_SetFanSclkTarget((uint16_t) 0x206), |
| 2270 | hwmgr->thermal_controller. |
| 2271 | advanceFanControlParameters.ulMinFanSCLKAcousticLimit, |
| 2272 | NULL((void *)0)); |
| 2273 | |
| 2274 | if (res) |
| 2275 | phm_cap_unset(hwmgr->platform_descriptor.platformCaps, |
| 2276 | PHM_PlatformCaps_MicrocodeFanControl); |
| 2277 | |
| 2278 | return 0; |
| 2279 | } |
| 2280 | |
| 2281 | static int polaris10_update_uvd_smc_table(struct pp_hwmgr *hwmgr) |
| 2282 | { |
| 2283 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 2284 | uint32_t mm_boot_level_offset, mm_boot_level_value; |
| 2285 | struct phm_ppt_v1_information *table_info = |
| 2286 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 2287 | |
| 2288 | smu_data->smc_state_table.UvdBootLevel = 0; |
| 2289 | if (table_info->mm_dep_table->count > 0) |
| 2290 | smu_data->smc_state_table.UvdBootLevel = |
| 2291 | (uint8_t) (table_info->mm_dep_table->count - 1); |
| 2292 | mm_boot_level_offset = smu_data->smu7_data.dpm_table_start + offsetof(SMU74_Discrete_DpmTable,__builtin_offsetof(SMU74_Discrete_DpmTable, UvdBootLevel) |
| 2293 | UvdBootLevel)__builtin_offsetof(SMU74_Discrete_DpmTable, UvdBootLevel); |
| 2294 | mm_boot_level_offset /= 4; |
| 2295 | mm_boot_level_offset *= 4; |
| 2296 | mm_boot_level_value = cgs_read_ind_register(hwmgr->device,(((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,mm_boot_level_offset)) |
| 2297 | CGS_IND_REG__SMC, mm_boot_level_offset)(((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,mm_boot_level_offset)); |
| 2298 | mm_boot_level_value &= 0x00FFFFFF; |
| 2299 | mm_boot_level_value |= smu_data->smc_state_table.UvdBootLevel << 24; |
| 2300 | cgs_write_ind_register(hwmgr->device,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,mm_boot_level_offset,mm_boot_level_value )) |
| 2301 | CGS_IND_REG__SMC, mm_boot_level_offset, mm_boot_level_value)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,mm_boot_level_offset,mm_boot_level_value )); |
| 2302 | |
| 2303 | if (!phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, |
| 2304 | PHM_PlatformCaps_UVDDPM) || |
| 2305 | phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, |
| 2306 | PHM_PlatformCaps_StablePState)) |
| 2307 | smum_send_msg_to_smc_with_parameter(hwmgr, |
| 2308 | PPSMC_MSG_UVDDPM_SetEnabledMask((uint16_t) 0x12D), |
| 2309 | (uint32_t)(1 << smu_data->smc_state_table.UvdBootLevel), |
| 2310 | NULL((void *)0)); |
| 2311 | return 0; |
| 2312 | } |
| 2313 | |
| 2314 | static int polaris10_update_vce_smc_table(struct pp_hwmgr *hwmgr) |
| 2315 | { |
| 2316 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 2317 | uint32_t mm_boot_level_offset, mm_boot_level_value; |
| 2318 | struct phm_ppt_v1_information *table_info = |
| 2319 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 2320 | |
| 2321 | if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, |
| 2322 | PHM_PlatformCaps_StablePState)) |
| 2323 | smu_data->smc_state_table.VceBootLevel = |
| 2324 | (uint8_t) (table_info->mm_dep_table->count - 1); |
| 2325 | else |
| 2326 | smu_data->smc_state_table.VceBootLevel = 0; |
| 2327 | |
| 2328 | mm_boot_level_offset = smu_data->smu7_data.dpm_table_start + |
| 2329 | offsetof(SMU74_Discrete_DpmTable, VceBootLevel)__builtin_offsetof(SMU74_Discrete_DpmTable, VceBootLevel); |
| 2330 | mm_boot_level_offset /= 4; |
| 2331 | mm_boot_level_offset *= 4; |
| 2332 | mm_boot_level_value = cgs_read_ind_register(hwmgr->device,(((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,mm_boot_level_offset)) |
| 2333 | CGS_IND_REG__SMC, mm_boot_level_offset)(((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,mm_boot_level_offset)); |
| 2334 | mm_boot_level_value &= 0xFF00FFFF; |
| 2335 | mm_boot_level_value |= smu_data->smc_state_table.VceBootLevel << 16; |
| 2336 | cgs_write_ind_register(hwmgr->device,(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,mm_boot_level_offset,mm_boot_level_value )) |
| 2337 | CGS_IND_REG__SMC, mm_boot_level_offset, mm_boot_level_value)(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,mm_boot_level_offset,mm_boot_level_value )); |
| 2338 | |
| 2339 | if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_StablePState)) |
| 2340 | smum_send_msg_to_smc_with_parameter(hwmgr, |
| 2341 | PPSMC_MSG_VCEDPM_SetEnabledMask((uint16_t) 0x12E), |
| 2342 | (uint32_t)1 << smu_data->smc_state_table.VceBootLevel, |
| 2343 | NULL((void *)0)); |
| 2344 | return 0; |
| 2345 | } |
| 2346 | |
| 2347 | static int polaris10_update_bif_smc_table(struct pp_hwmgr *hwmgr) |
| 2348 | { |
| 2349 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 2350 | struct phm_ppt_v1_information *table_info = |
| 2351 | (struct phm_ppt_v1_information *)(hwmgr->pptable); |
| 2352 | struct phm_ppt_v1_pcie_table *pcie_table = table_info->pcie_table; |
| 2353 | int max_entry, i; |
| 2354 | |
| 2355 | max_entry = (SMU74_MAX_LEVELS_LINK8 < pcie_table->count) ? |
| 2356 | SMU74_MAX_LEVELS_LINK8 : |
| 2357 | pcie_table->count; |
| 2358 | /* Setup BIF_SCLK levels */ |
| 2359 | for (i = 0; i < max_entry; i++) |
| 2360 | smu_data->bif_sclk_table[i] = pcie_table->entries[i].pcie_sclk; |
| 2361 | return 0; |
| 2362 | } |
| 2363 | |
| 2364 | static int polaris10_update_smc_table(struct pp_hwmgr *hwmgr, uint32_t type) |
| 2365 | { |
| 2366 | switch (type) { |
| 2367 | case SMU_UVD_TABLE: |
| 2368 | polaris10_update_uvd_smc_table(hwmgr); |
| 2369 | break; |
| 2370 | case SMU_VCE_TABLE: |
| 2371 | polaris10_update_vce_smc_table(hwmgr); |
| 2372 | break; |
| 2373 | case SMU_BIF_TABLE: |
| 2374 | polaris10_update_bif_smc_table(hwmgr); |
| 2375 | break; |
| 2376 | default: |
| 2377 | break; |
| 2378 | } |
| 2379 | return 0; |
| 2380 | } |
| 2381 | |
| 2382 | static int polaris10_update_sclk_threshold(struct pp_hwmgr *hwmgr) |
| 2383 | { |
| 2384 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 2385 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 2386 | |
| 2387 | int result = 0; |
| 2388 | uint32_t low_sclk_interrupt_threshold = 0; |
| 2389 | |
| 2390 | if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, |
| 2391 | PHM_PlatformCaps_SclkThrottleLowNotification) |
| 2392 | && (data->low_sclk_interrupt_threshold != 0)) { |
| 2393 | low_sclk_interrupt_threshold = |
| 2394 | data->low_sclk_interrupt_threshold; |
| 2395 | |
| 2396 | CONVERT_FROM_HOST_TO_SMC_UL(low_sclk_interrupt_threshold)((low_sclk_interrupt_threshold) = (__uint32_t)(__builtin_constant_p (low_sclk_interrupt_threshold) ? (__uint32_t)(((__uint32_t)(low_sclk_interrupt_threshold ) & 0xff) << 24 | ((__uint32_t)(low_sclk_interrupt_threshold ) & 0xff00) << 8 | ((__uint32_t)(low_sclk_interrupt_threshold ) & 0xff0000) >> 8 | ((__uint32_t)(low_sclk_interrupt_threshold ) & 0xff000000) >> 24) : __swap32md(low_sclk_interrupt_threshold ))); |
| 2397 | |
| 2398 | result = smu7_copy_bytes_to_smc( |
| 2399 | hwmgr, |
| 2400 | smu_data->smu7_data.dpm_table_start + |
| 2401 | offsetof(SMU74_Discrete_DpmTable,__builtin_offsetof(SMU74_Discrete_DpmTable, LowSclkInterruptThreshold ) |
| 2402 | LowSclkInterruptThreshold)__builtin_offsetof(SMU74_Discrete_DpmTable, LowSclkInterruptThreshold ), |
| 2403 | (uint8_t *)&low_sclk_interrupt_threshold, |
| 2404 | sizeof(uint32_t), |
| 2405 | SMC_RAM_END0x40000); |
| 2406 | } |
| 2407 | PP_ASSERT_WITH_CODE((result == 0),do { if (!((result == 0))) { printk("\0014" "amdgpu: " "%s\n" , "Failed to update SCLK threshold!"); return result; } } while (0) |
| 2408 | "Failed to update SCLK threshold!", return result)do { if (!((result == 0))) { printk("\0014" "amdgpu: " "%s\n" , "Failed to update SCLK threshold!"); return result; } } while (0); |
| 2409 | |
| 2410 | result = polaris10_program_mem_timing_parameters(hwmgr); |
| 2411 | PP_ASSERT_WITH_CODE((result == 0),do { if (!((result == 0))) { printk("\0014" "amdgpu: " "%s\n" , "Failed to program memory timing parameters!"); ; } } while (0) |
| 2412 | "Failed to program memory timing parameters!",do { if (!((result == 0))) { printk("\0014" "amdgpu: " "%s\n" , "Failed to program memory timing parameters!"); ; } } while (0) |
| 2413 | )do { if (!((result == 0))) { printk("\0014" "amdgpu: " "%s\n" , "Failed to program memory timing parameters!"); ; } } while (0); |
| 2414 | |
| 2415 | return result; |
| 2416 | } |
| 2417 | |
| 2418 | static uint32_t polaris10_get_offsetof(uint32_t type, uint32_t member) |
| 2419 | { |
| 2420 | switch (type) { |
| 2421 | case SMU_SoftRegisters: |
| 2422 | switch (member) { |
| 2423 | case HandshakeDisables: |
| 2424 | return offsetof(SMU74_SoftRegisters, HandshakeDisables)__builtin_offsetof(SMU74_SoftRegisters, HandshakeDisables); |
| 2425 | case VoltageChangeTimeout: |
| 2426 | return offsetof(SMU74_SoftRegisters, VoltageChangeTimeout)__builtin_offsetof(SMU74_SoftRegisters, VoltageChangeTimeout); |
| 2427 | case AverageGraphicsActivity: |
| 2428 | return offsetof(SMU74_SoftRegisters, AverageGraphicsActivity)__builtin_offsetof(SMU74_SoftRegisters, AverageGraphicsActivity ); |
| 2429 | case AverageMemoryActivity: |
| 2430 | return offsetof(SMU74_SoftRegisters, AverageMemoryActivity)__builtin_offsetof(SMU74_SoftRegisters, AverageMemoryActivity ); |
| 2431 | case PreVBlankGap: |
| 2432 | return offsetof(SMU74_SoftRegisters, PreVBlankGap)__builtin_offsetof(SMU74_SoftRegisters, PreVBlankGap); |
| 2433 | case VBlankTimeout: |
| 2434 | return offsetof(SMU74_SoftRegisters, VBlankTimeout)__builtin_offsetof(SMU74_SoftRegisters, VBlankTimeout); |
| 2435 | case UcodeLoadStatus: |
| 2436 | return offsetof(SMU74_SoftRegisters, UcodeLoadStatus)__builtin_offsetof(SMU74_SoftRegisters, UcodeLoadStatus); |
| 2437 | case DRAM_LOG_ADDR_H: |
| 2438 | return offsetof(SMU74_SoftRegisters, DRAM_LOG_ADDR_H)__builtin_offsetof(SMU74_SoftRegisters, DRAM_LOG_ADDR_H); |
| 2439 | case DRAM_LOG_ADDR_L: |
| 2440 | return offsetof(SMU74_SoftRegisters, DRAM_LOG_ADDR_L)__builtin_offsetof(SMU74_SoftRegisters, DRAM_LOG_ADDR_L); |
| 2441 | case DRAM_LOG_PHY_ADDR_H: |
| 2442 | return offsetof(SMU74_SoftRegisters, DRAM_LOG_PHY_ADDR_H)__builtin_offsetof(SMU74_SoftRegisters, DRAM_LOG_PHY_ADDR_H); |
| 2443 | case DRAM_LOG_PHY_ADDR_L: |
| 2444 | return offsetof(SMU74_SoftRegisters, DRAM_LOG_PHY_ADDR_L)__builtin_offsetof(SMU74_SoftRegisters, DRAM_LOG_PHY_ADDR_L); |
| 2445 | case DRAM_LOG_BUFF_SIZE: |
| 2446 | return offsetof(SMU74_SoftRegisters, DRAM_LOG_BUFF_SIZE)__builtin_offsetof(SMU74_SoftRegisters, DRAM_LOG_BUFF_SIZE); |
| 2447 | } |
| 2448 | break; |
| 2449 | case SMU_Discrete_DpmTable: |
| 2450 | switch (member) { |
| 2451 | case UvdBootLevel: |
| 2452 | return offsetof(SMU74_Discrete_DpmTable, UvdBootLevel)__builtin_offsetof(SMU74_Discrete_DpmTable, UvdBootLevel); |
| 2453 | case VceBootLevel: |
| 2454 | return offsetof(SMU74_Discrete_DpmTable, VceBootLevel)__builtin_offsetof(SMU74_Discrete_DpmTable, VceBootLevel); |
| 2455 | case LowSclkInterruptThreshold: |
| 2456 | return offsetof(SMU74_Discrete_DpmTable, LowSclkInterruptThreshold)__builtin_offsetof(SMU74_Discrete_DpmTable, LowSclkInterruptThreshold ); |
| 2457 | } |
| 2458 | break; |
| 2459 | } |
| 2460 | pr_warn("can't get the offset of type %x member %x\n", type, member)printk("\0014" "amdgpu: " "can't get the offset of type %x member %x\n" , type, member); |
| 2461 | return 0; |
| 2462 | } |
| 2463 | |
| 2464 | static uint32_t polaris10_get_mac_definition(uint32_t value) |
| 2465 | { |
| 2466 | switch (value) { |
| 2467 | case SMU_MAX_LEVELS_GRAPHICS: |
| 2468 | return SMU74_MAX_LEVELS_GRAPHICS8; |
| 2469 | case SMU_MAX_LEVELS_MEMORY: |
| 2470 | return SMU74_MAX_LEVELS_MEMORY4; |
| 2471 | case SMU_MAX_LEVELS_LINK: |
| 2472 | return SMU74_MAX_LEVELS_LINK8; |
| 2473 | case SMU_MAX_ENTRIES_SMIO: |
| 2474 | return SMU74_MAX_ENTRIES_SMIO32; |
| 2475 | case SMU_MAX_LEVELS_VDDC: |
| 2476 | return SMU74_MAX_LEVELS_VDDC16; |
| 2477 | case SMU_MAX_LEVELS_VDDGFX: |
| 2478 | return SMU74_MAX_LEVELS_VDDGFX16; |
| 2479 | case SMU_MAX_LEVELS_VDDCI: |
| 2480 | return SMU74_MAX_LEVELS_VDDCI8; |
| 2481 | case SMU_MAX_LEVELS_MVDD: |
| 2482 | return SMU74_MAX_LEVELS_MVDD4; |
| 2483 | case SMU_UVD_MCLK_HANDSHAKE_DISABLE: |
| 2484 | return SMU7_UVD_MCLK_HANDSHAKE_DISABLE0x00000100 | |
| 2485 | SMU7_VCE_MCLK_HANDSHAKE_DISABLE0x00010000; |
| 2486 | } |
| 2487 | |
| 2488 | pr_warn("can't get the mac of %x\n", value)printk("\0014" "amdgpu: " "can't get the mac of %x\n", value); |
| 2489 | return 0; |
| 2490 | } |
| 2491 | |
| 2492 | static int polaris10_process_firmware_header(struct pp_hwmgr *hwmgr) |
| 2493 | { |
| 2494 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 2495 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 2496 | uint32_t tmp; |
| 2497 | int result; |
| 2498 | bool_Bool error = false0; |
| 2499 | |
| 2500 | result = smu7_read_smc_sram_dword(hwmgr, |
| 2501 | SMU7_FIRMWARE_HEADER_LOCATION0x20000 + |
| 2502 | offsetof(SMU74_Firmware_Header, DpmTable)__builtin_offsetof(SMU74_Firmware_Header, DpmTable), |
| 2503 | &tmp, SMC_RAM_END0x40000); |
| 2504 | |
| 2505 | if (0 == result) |
| 2506 | smu_data->smu7_data.dpm_table_start = tmp; |
| 2507 | |
| 2508 | error |= (0 != result); |
| 2509 | |
| 2510 | result = smu7_read_smc_sram_dword(hwmgr, |
| 2511 | SMU7_FIRMWARE_HEADER_LOCATION0x20000 + |
| 2512 | offsetof(SMU74_Firmware_Header, SoftRegisters)__builtin_offsetof(SMU74_Firmware_Header, SoftRegisters), |
| 2513 | &tmp, SMC_RAM_END0x40000); |
| 2514 | |
| 2515 | if (!result) { |
| 2516 | data->soft_regs_start = tmp; |
| 2517 | smu_data->smu7_data.soft_regs_start = tmp; |
| 2518 | } |
| 2519 | |
| 2520 | error |= (0 != result); |
| 2521 | |
| 2522 | result = smu7_read_smc_sram_dword(hwmgr, |
| 2523 | SMU7_FIRMWARE_HEADER_LOCATION0x20000 + |
| 2524 | offsetof(SMU74_Firmware_Header, mcRegisterTable)__builtin_offsetof(SMU74_Firmware_Header, mcRegisterTable), |
| 2525 | &tmp, SMC_RAM_END0x40000); |
| 2526 | |
| 2527 | if (!result) |
| 2528 | smu_data->smu7_data.mc_reg_table_start = tmp; |
| 2529 | |
| 2530 | result = smu7_read_smc_sram_dword(hwmgr, |
| 2531 | SMU7_FIRMWARE_HEADER_LOCATION0x20000 + |
| 2532 | offsetof(SMU74_Firmware_Header, FanTable)__builtin_offsetof(SMU74_Firmware_Header, FanTable), |
| 2533 | &tmp, SMC_RAM_END0x40000); |
| 2534 | |
| 2535 | if (!result) |
| 2536 | smu_data->smu7_data.fan_table_start = tmp; |
| 2537 | |
| 2538 | error |= (0 != result); |
| 2539 | |
| 2540 | result = smu7_read_smc_sram_dword(hwmgr, |
| 2541 | SMU7_FIRMWARE_HEADER_LOCATION0x20000 + |
| 2542 | offsetof(SMU74_Firmware_Header, mcArbDramTimingTable)__builtin_offsetof(SMU74_Firmware_Header, mcArbDramTimingTable ), |
| 2543 | &tmp, SMC_RAM_END0x40000); |
| 2544 | |
| 2545 | if (!result) |
| 2546 | smu_data->smu7_data.arb_table_start = tmp; |
| 2547 | |
| 2548 | error |= (0 != result); |
| 2549 | |
| 2550 | result = smu7_read_smc_sram_dword(hwmgr, |
| 2551 | SMU7_FIRMWARE_HEADER_LOCATION0x20000 + |
| 2552 | offsetof(SMU74_Firmware_Header, Version)__builtin_offsetof(SMU74_Firmware_Header, Version), |
| 2553 | &tmp, SMC_RAM_END0x40000); |
| 2554 | |
| 2555 | if (!result) |
| 2556 | hwmgr->microcode_version_info.SMC = tmp; |
| 2557 | |
| 2558 | error |= (0 != result); |
| 2559 | |
| 2560 | return error ? -1 : 0; |
| 2561 | } |
| 2562 | |
| 2563 | static uint8_t polaris10_get_memory_modile_index(struct pp_hwmgr *hwmgr) |
| 2564 | { |
| 2565 | return (uint8_t) (0xFF & (cgs_read_register(hwmgr->device, mmBIOS_SCRATCH_4)(((struct cgs_device *)hwmgr->device)->ops->read_register (hwmgr->device,0x5cd)) >> 16)); |
| 2566 | } |
| 2567 | |
| 2568 | static int polaris10_initialize_mc_reg_table(struct pp_hwmgr *hwmgr) |
| 2569 | { |
| 2570 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *)(hwmgr->smu_backend); |
| 2571 | pp_atomctrl_mc_reg_table *mc_reg_table = &smu_data->mc_reg_table; |
| 2572 | uint8_t module_index = polaris10_get_memory_modile_index(hwmgr); |
| 2573 | |
| 2574 | memset(mc_reg_table, 0, sizeof(pp_atomctrl_mc_reg_table))__builtin_memset((mc_reg_table), (0), (sizeof(pp_atomctrl_mc_reg_table ))); |
| 2575 | |
| 2576 | return atomctrl_initialize_mc_reg_table_v2_2(hwmgr, module_index, mc_reg_table); |
| 2577 | } |
| 2578 | |
| 2579 | static bool_Bool polaris10_is_dpm_running(struct pp_hwmgr *hwmgr) |
| 2580 | { |
| 2581 | return (1 == PHM_READ_INDIRECT_FIELD(hwmgr->device,((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x3f010))) & 0x2000) >> 0xd) |
| 2582 | CGS_IND_REG__SMC, FEATURE_STATUS, VOLTAGE_CONTROLLER_ON)((((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,0x3f010))) & 0x2000) >> 0xd)) |
| 2583 | ? true1 : false0; |
| 2584 | } |
| 2585 | |
| 2586 | static int polaris10_update_dpm_settings(struct pp_hwmgr *hwmgr, |
| 2587 | void *profile_setting) |
| 2588 | { |
| 2589 | struct smu7_hwmgr *data = (struct smu7_hwmgr *)(hwmgr->backend); |
| 2590 | struct polaris10_smumgr *smu_data = (struct polaris10_smumgr *) |
| 2591 | (hwmgr->smu_backend); |
| 2592 | struct profile_mode_setting *setting; |
| 2593 | struct SMU74_Discrete_GraphicsLevel *levels = |
| 2594 | smu_data->smc_state_table.GraphicsLevel; |
| 2595 | uint32_t array = smu_data->smu7_data.dpm_table_start + |
| 2596 | offsetof(SMU74_Discrete_DpmTable, GraphicsLevel)__builtin_offsetof(SMU74_Discrete_DpmTable, GraphicsLevel); |
| 2597 | |
| 2598 | uint32_t mclk_array = smu_data->smu7_data.dpm_table_start + |
| 2599 | offsetof(SMU74_Discrete_DpmTable, MemoryLevel)__builtin_offsetof(SMU74_Discrete_DpmTable, MemoryLevel); |
| 2600 | struct SMU74_Discrete_MemoryLevel *mclk_levels = |
| 2601 | smu_data->smc_state_table.MemoryLevel; |
| 2602 | uint32_t i; |
| 2603 | uint32_t offset, up_hyst_offset, down_hyst_offset, clk_activity_offset, tmp; |
| 2604 | |
| 2605 | if (profile_setting == NULL((void *)0)) |
| 2606 | return -EINVAL22; |
| 2607 | |
| 2608 | setting = (struct profile_mode_setting *)profile_setting; |
| 2609 | |
| 2610 | if (setting->bupdate_sclk) { |
| 2611 | if (!data->sclk_dpm_key_disabled) |
| 2612 | smum_send_msg_to_smc(hwmgr, PPSMC_MSG_SCLKDPM_FreezeLevel((uint16_t) 0x189), NULL((void *)0)); |
| 2613 | for (i = 0; i < smu_data->smc_state_table.GraphicsDpmLevelCount; i++) { |
| 2614 | if (levels[i].ActivityLevel != |
| 2615 | cpu_to_be16(setting->sclk_activity)(__uint16_t)(__builtin_constant_p(setting->sclk_activity) ? (__uint16_t)(((__uint16_t)(setting->sclk_activity) & 0xffU ) << 8 | ((__uint16_t)(setting->sclk_activity) & 0xff00U) >> 8) : __swap16md(setting->sclk_activity) )) { |
| 2616 | levels[i].ActivityLevel = cpu_to_be16(setting->sclk_activity)(__uint16_t)(__builtin_constant_p(setting->sclk_activity) ? (__uint16_t)(((__uint16_t)(setting->sclk_activity) & 0xffU ) << 8 | ((__uint16_t)(setting->sclk_activity) & 0xff00U) >> 8) : __swap16md(setting->sclk_activity) ); |
| 2617 | |
| 2618 | clk_activity_offset = array + (sizeof(SMU74_Discrete_GraphicsLevel) * i) |
| 2619 | + offsetof(SMU74_Discrete_GraphicsLevel, ActivityLevel)__builtin_offsetof(SMU74_Discrete_GraphicsLevel, ActivityLevel ); |
| 2620 | offset = clk_activity_offset & ~0x3; |
| 2621 | tmp = PP_HOST_TO_SMC_UL(cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset))(__uint32_t)(__builtin_constant_p((((struct cgs_device *)hwmgr ->device)->ops->read_ind_register(hwmgr->device,CGS_IND_REG__SMC ,offset))) ? (__uint32_t)(((__uint32_t)((((struct cgs_device * )hwmgr->device)->ops->read_ind_register(hwmgr->device ,CGS_IND_REG__SMC,offset))) & 0xff) << 24 | ((__uint32_t )((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,offset))) & 0xff00) << 8 | ((__uint32_t)((((struct cgs_device *)hwmgr->device)-> ops->read_ind_register(hwmgr->device,CGS_IND_REG__SMC,offset ))) & 0xff0000) >> 8 | ((__uint32_t)((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,offset))) & 0xff000000) >> 24 ) : __swap32md((((struct cgs_device *)hwmgr->device)->ops ->read_ind_register(hwmgr->device,CGS_IND_REG__SMC,offset )))); |
| 2622 | tmp = phm_set_field_to_u32(clk_activity_offset, tmp, levels[i].ActivityLevel, sizeof(uint16_t)); |
| 2623 | cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp))(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,offset,(__uint32_t)(__builtin_constant_p (tmp) ? (__uint32_t)(((__uint32_t)(tmp) & 0xff) << 24 | ((__uint32_t)(tmp) & 0xff00) << 8 | ((__uint32_t )(tmp) & 0xff0000) >> 8 | ((__uint32_t)(tmp) & 0xff000000 ) >> 24) : __swap32md(tmp)))); |
| 2624 | |
| 2625 | } |
| 2626 | if (levels[i].UpHyst != setting->sclk_up_hyst || |
| 2627 | levels[i].DownHyst != setting->sclk_down_hyst) { |
| 2628 | levels[i].UpHyst = setting->sclk_up_hyst; |
| 2629 | levels[i].DownHyst = setting->sclk_down_hyst; |
| 2630 | up_hyst_offset = array + (sizeof(SMU74_Discrete_GraphicsLevel) * i) |
| 2631 | + offsetof(SMU74_Discrete_GraphicsLevel, UpHyst)__builtin_offsetof(SMU74_Discrete_GraphicsLevel, UpHyst); |
| 2632 | down_hyst_offset = array + (sizeof(SMU74_Discrete_GraphicsLevel) * i) |
| 2633 | + offsetof(SMU74_Discrete_GraphicsLevel, DownHyst)__builtin_offsetof(SMU74_Discrete_GraphicsLevel, DownHyst); |
| 2634 | offset = up_hyst_offset & ~0x3; |
| 2635 | tmp = PP_HOST_TO_SMC_UL(cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset))(__uint32_t)(__builtin_constant_p((((struct cgs_device *)hwmgr ->device)->ops->read_ind_register(hwmgr->device,CGS_IND_REG__SMC ,offset))) ? (__uint32_t)(((__uint32_t)((((struct cgs_device * )hwmgr->device)->ops->read_ind_register(hwmgr->device ,CGS_IND_REG__SMC,offset))) & 0xff) << 24 | ((__uint32_t )((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,offset))) & 0xff00) << 8 | ((__uint32_t)((((struct cgs_device *)hwmgr->device)-> ops->read_ind_register(hwmgr->device,CGS_IND_REG__SMC,offset ))) & 0xff0000) >> 8 | ((__uint32_t)((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,offset))) & 0xff000000) >> 24 ) : __swap32md((((struct cgs_device *)hwmgr->device)->ops ->read_ind_register(hwmgr->device,CGS_IND_REG__SMC,offset )))); |
| 2636 | tmp = phm_set_field_to_u32(up_hyst_offset, tmp, levels[i].UpHyst, sizeof(uint8_t)); |
| 2637 | tmp = phm_set_field_to_u32(down_hyst_offset, tmp, levels[i].DownHyst, sizeof(uint8_t)); |
| 2638 | cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp))(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,offset,(__uint32_t)(__builtin_constant_p (tmp) ? (__uint32_t)(((__uint32_t)(tmp) & 0xff) << 24 | ((__uint32_t)(tmp) & 0xff00) << 8 | ((__uint32_t )(tmp) & 0xff0000) >> 8 | ((__uint32_t)(tmp) & 0xff000000 ) >> 24) : __swap32md(tmp)))); |
| 2639 | } |
| 2640 | } |
| 2641 | if (!data->sclk_dpm_key_disabled) |
| 2642 | smum_send_msg_to_smc(hwmgr, PPSMC_MSG_SCLKDPM_UnfreezeLevel((uint16_t) 0x18A), NULL((void *)0)); |
| 2643 | } |
| 2644 | |
| 2645 | if (setting->bupdate_mclk) { |
| 2646 | if (!data->mclk_dpm_key_disabled) |
| 2647 | smum_send_msg_to_smc(hwmgr, PPSMC_MSG_MCLKDPM_FreezeLevel((uint16_t) 0x18B), NULL((void *)0)); |
| 2648 | for (i = 0; i < smu_data->smc_state_table.MemoryDpmLevelCount; i++) { |
| 2649 | if (mclk_levels[i].ActivityLevel != |
| 2650 | cpu_to_be16(setting->mclk_activity)(__uint16_t)(__builtin_constant_p(setting->mclk_activity) ? (__uint16_t)(((__uint16_t)(setting->mclk_activity) & 0xffU ) << 8 | ((__uint16_t)(setting->mclk_activity) & 0xff00U) >> 8) : __swap16md(setting->mclk_activity) )) { |
| 2651 | mclk_levels[i].ActivityLevel = cpu_to_be16(setting->mclk_activity)(__uint16_t)(__builtin_constant_p(setting->mclk_activity) ? (__uint16_t)(((__uint16_t)(setting->mclk_activity) & 0xffU ) << 8 | ((__uint16_t)(setting->mclk_activity) & 0xff00U) >> 8) : __swap16md(setting->mclk_activity) ); |
| 2652 | |
| 2653 | clk_activity_offset = mclk_array + (sizeof(SMU74_Discrete_MemoryLevel) * i) |
| 2654 | + offsetof(SMU74_Discrete_MemoryLevel, ActivityLevel)__builtin_offsetof(SMU74_Discrete_MemoryLevel, ActivityLevel); |
| 2655 | offset = clk_activity_offset & ~0x3; |
| 2656 | tmp = PP_HOST_TO_SMC_UL(cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset))(__uint32_t)(__builtin_constant_p((((struct cgs_device *)hwmgr ->device)->ops->read_ind_register(hwmgr->device,CGS_IND_REG__SMC ,offset))) ? (__uint32_t)(((__uint32_t)((((struct cgs_device * )hwmgr->device)->ops->read_ind_register(hwmgr->device ,CGS_IND_REG__SMC,offset))) & 0xff) << 24 | ((__uint32_t )((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,offset))) & 0xff00) << 8 | ((__uint32_t)((((struct cgs_device *)hwmgr->device)-> ops->read_ind_register(hwmgr->device,CGS_IND_REG__SMC,offset ))) & 0xff0000) >> 8 | ((__uint32_t)((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,offset))) & 0xff000000) >> 24 ) : __swap32md((((struct cgs_device *)hwmgr->device)->ops ->read_ind_register(hwmgr->device,CGS_IND_REG__SMC,offset )))); |
| 2657 | tmp = phm_set_field_to_u32(clk_activity_offset, tmp, mclk_levels[i].ActivityLevel, sizeof(uint16_t)); |
| 2658 | cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp))(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,offset,(__uint32_t)(__builtin_constant_p (tmp) ? (__uint32_t)(((__uint32_t)(tmp) & 0xff) << 24 | ((__uint32_t)(tmp) & 0xff00) << 8 | ((__uint32_t )(tmp) & 0xff0000) >> 8 | ((__uint32_t)(tmp) & 0xff000000 ) >> 24) : __swap32md(tmp)))); |
| 2659 | |
| 2660 | } |
| 2661 | if (mclk_levels[i].UpHyst != setting->mclk_up_hyst || |
| 2662 | mclk_levels[i].DownHyst != setting->mclk_down_hyst) { |
| 2663 | mclk_levels[i].UpHyst = setting->mclk_up_hyst; |
| 2664 | mclk_levels[i].DownHyst = setting->mclk_down_hyst; |
| 2665 | up_hyst_offset = mclk_array + (sizeof(SMU74_Discrete_MemoryLevel) * i) |
| 2666 | + offsetof(SMU74_Discrete_MemoryLevel, UpHyst)__builtin_offsetof(SMU74_Discrete_MemoryLevel, UpHyst); |
| 2667 | down_hyst_offset = mclk_array + (sizeof(SMU74_Discrete_MemoryLevel) * i) |
| 2668 | + offsetof(SMU74_Discrete_MemoryLevel, DownHyst)__builtin_offsetof(SMU74_Discrete_MemoryLevel, DownHyst); |
| 2669 | offset = up_hyst_offset & ~0x3; |
| 2670 | tmp = PP_HOST_TO_SMC_UL(cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset))(__uint32_t)(__builtin_constant_p((((struct cgs_device *)hwmgr ->device)->ops->read_ind_register(hwmgr->device,CGS_IND_REG__SMC ,offset))) ? (__uint32_t)(((__uint32_t)((((struct cgs_device * )hwmgr->device)->ops->read_ind_register(hwmgr->device ,CGS_IND_REG__SMC,offset))) & 0xff) << 24 | ((__uint32_t )((((struct cgs_device *)hwmgr->device)->ops->read_ind_register (hwmgr->device,CGS_IND_REG__SMC,offset))) & 0xff00) << 8 | ((__uint32_t)((((struct cgs_device *)hwmgr->device)-> ops->read_ind_register(hwmgr->device,CGS_IND_REG__SMC,offset ))) & 0xff0000) >> 8 | ((__uint32_t)((((struct cgs_device *)hwmgr->device)->ops->read_ind_register(hwmgr-> device,CGS_IND_REG__SMC,offset))) & 0xff000000) >> 24 ) : __swap32md((((struct cgs_device *)hwmgr->device)->ops ->read_ind_register(hwmgr->device,CGS_IND_REG__SMC,offset )))); |
| 2671 | tmp = phm_set_field_to_u32(up_hyst_offset, tmp, mclk_levels[i].UpHyst, sizeof(uint8_t)); |
| 2672 | tmp = phm_set_field_to_u32(down_hyst_offset, tmp, mclk_levels[i].DownHyst, sizeof(uint8_t)); |
| 2673 | cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp))(((struct cgs_device *)hwmgr->device)->ops->write_ind_register (hwmgr->device,CGS_IND_REG__SMC,offset,(__uint32_t)(__builtin_constant_p (tmp) ? (__uint32_t)(((__uint32_t)(tmp) & 0xff) << 24 | ((__uint32_t)(tmp) & 0xff00) << 8 | ((__uint32_t )(tmp) & 0xff0000) >> 8 | ((__uint32_t)(tmp) & 0xff000000 ) >> 24) : __swap32md(tmp)))); |
| 2674 | } |
| 2675 | } |
| 2676 | if (!data->mclk_dpm_key_disabled) |
| 2677 | smum_send_msg_to_smc(hwmgr, PPSMC_MSG_MCLKDPM_UnfreezeLevel((uint16_t) 0x18C), NULL((void *)0)); |
| 2678 | } |
| 2679 | return 0; |
| 2680 | } |
| 2681 | |
| 2682 | const struct pp_smumgr_func polaris10_smu_funcs = { |
| 2683 | .name = "polaris10_smu", |
| 2684 | .smu_init = polaris10_smu_init, |
| 2685 | .smu_fini = smu7_smu_fini, |
| 2686 | .start_smu = polaris10_start_smu, |
| 2687 | .check_fw_load_finish = smu7_check_fw_load_finish, |
| 2688 | .request_smu_load_fw = smu7_reload_firmware, |
| 2689 | .request_smu_load_specific_fw = NULL((void *)0), |
| 2690 | .send_msg_to_smc = smu7_send_msg_to_smc, |
| 2691 | .send_msg_to_smc_with_parameter = smu7_send_msg_to_smc_with_parameter, |
| 2692 | .get_argument = smu7_get_argument, |
| 2693 | .download_pptable_settings = NULL((void *)0), |
| 2694 | .upload_pptable_settings = NULL((void *)0), |
| 2695 | .update_smc_table = polaris10_update_smc_table, |
| 2696 | .get_offsetof = polaris10_get_offsetof, |
| 2697 | .process_firmware_header = polaris10_process_firmware_header, |
| 2698 | .init_smc_table = polaris10_init_smc_table, |
| 2699 | .update_sclk_threshold = polaris10_update_sclk_threshold, |
| 2700 | .thermal_avfs_enable = polaris10_thermal_avfs_enable, |
| 2701 | .thermal_setup_fan_table = polaris10_thermal_setup_fan_table, |
| 2702 | .populate_all_graphic_levels = polaris10_populate_all_graphic_levels, |
| 2703 | .populate_all_memory_levels = polaris10_populate_all_memory_levels, |
| 2704 | .get_mac_definition = polaris10_get_mac_definition, |
| 2705 | .initialize_mc_reg_table = polaris10_initialize_mc_reg_table, |
| 2706 | .is_dpm_running = polaris10_is_dpm_running, |
| 2707 | .is_hw_avfs_present = polaris10_is_hw_avfs_present, |
| 2708 | .update_dpm_settings = polaris10_update_dpm_settings, |
| 2709 | }; |