Bug Summary

File:dev/pci/drm/amd/display/dc/dcn30/dcn30_afmt.c
Warning:line 130, column 2
Value stored to 'speakers' is never read

Annotated Source Code

Press '?' to see keyboard shortcuts

clang -cc1 -cc1 -triple amd64-unknown-openbsd7.0 -analyze -disable-free -disable-llvm-verifier -discard-value-names -main-file-name dcn30_afmt.c -analyzer-store=region -analyzer-opt-analyze-nested-blocks -analyzer-checker=core -analyzer-checker=apiModeling -analyzer-checker=unix -analyzer-checker=deadcode -analyzer-checker=security.insecureAPI.UncheckedReturn -analyzer-checker=security.insecureAPI.getpw -analyzer-checker=security.insecureAPI.gets -analyzer-checker=security.insecureAPI.mktemp -analyzer-checker=security.insecureAPI.mkstemp -analyzer-checker=security.insecureAPI.vfork -analyzer-checker=nullability.NullPassedToNonnull -analyzer-checker=nullability.NullReturnedFromNonnull -analyzer-output plist -w -setup-static-analyzer -mrelocation-model static -mframe-pointer=all -relaxed-aliasing -fno-rounding-math -mconstructor-aliases -ffreestanding -mcmodel=kernel -target-cpu x86-64 -target-feature +retpoline-indirect-calls -target-feature +retpoline-indirect-branches -target-feature -sse2 -target-feature -sse -target-feature -3dnow -target-feature -mmx -target-feature +save-args -disable-red-zone -no-implicit-float -tune-cpu generic -debugger-tuning=gdb -fcoverage-compilation-dir=/usr/src/sys/arch/amd64/compile/GENERIC.MP/obj -nostdsysteminc -nobuiltininc -resource-dir /usr/local/lib/clang/13.0.0 -I /usr/src/sys -I /usr/src/sys/arch/amd64/compile/GENERIC.MP/obj -I /usr/src/sys/arch -I /usr/src/sys/dev/pci/drm/include -I /usr/src/sys/dev/pci/drm/include/uapi -I /usr/src/sys/dev/pci/drm/amd/include/asic_reg -I /usr/src/sys/dev/pci/drm/amd/include -I /usr/src/sys/dev/pci/drm/amd/amdgpu -I /usr/src/sys/dev/pci/drm/amd/display -I /usr/src/sys/dev/pci/drm/amd/display/include -I /usr/src/sys/dev/pci/drm/amd/display/dc -I /usr/src/sys/dev/pci/drm/amd/display/amdgpu_dm -I /usr/src/sys/dev/pci/drm/amd/pm/inc -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu/smu11 -I /usr/src/sys/dev/pci/drm/amd/pm/swsmu/smu12 -I /usr/src/sys/dev/pci/drm/amd/pm/powerplay -I /usr/src/sys/dev/pci/drm/amd/pm/powerplay/hwmgr -I /usr/src/sys/dev/pci/drm/amd/pm/powerplay/smumgr -I /usr/src/sys/dev/pci/drm/amd/display/dc/inc -I /usr/src/sys/dev/pci/drm/amd/display/dc/inc/hw -I /usr/src/sys/dev/pci/drm/amd/display/dc/clk_mgr -I /usr/src/sys/dev/pci/drm/amd/display/modules/inc -I /usr/src/sys/dev/pci/drm/amd/display/modules/hdcp -I /usr/src/sys/dev/pci/drm/amd/display/dmub/inc -I /usr/src/sys/dev/pci/drm/i915 -D DDB -D DIAGNOSTIC -D KTRACE -D ACCOUNTING -D KMEMSTATS -D PTRACE -D POOL_DEBUG -D CRYPTO -D SYSVMSG -D SYSVSEM -D SYSVSHM -D UVM_SWAP_ENCRYPT -D FFS -D FFS2 -D FFS_SOFTUPDATES -D UFS_DIRHASH -D QUOTA -D EXT2FS -D MFS -D NFSCLIENT -D NFSSERVER -D CD9660 -D UDF -D MSDOSFS -D FIFO -D FUSE -D SOCKET_SPLICE -D TCP_ECN -D TCP_SIGNATURE -D INET6 -D IPSEC -D PPP_BSDCOMP -D PPP_DEFLATE -D PIPEX -D MROUTING -D MPLS -D BOOT_CONFIG -D USER_PCICONF -D APERTURE -D MTRR -D NTFS -D HIBERNATE -D PCIVERBOSE -D USBVERBOSE -D WSDISPLAY_COMPAT_USL -D WSDISPLAY_COMPAT_RAWKBD -D WSDISPLAY_DEFAULTSCREENS=6 -D X86EMU -D ONEWIREVERBOSE -D MULTIPROCESSOR -D MAXUSERS=80 -D _KERNEL -D CONFIG_DRM_AMD_DC_DCN3_0 -O2 -Wno-pointer-sign -Wno-address-of-packed-member -Wno-constant-conversion -Wno-unused-but-set-variable -Wno-gnu-folding-constant -fdebug-compilation-dir=/usr/src/sys/arch/amd64/compile/GENERIC.MP/obj -ferror-limit 19 -fwrapv -D_RET_PROTECTOR -ret-protector -fgnuc-version=4.2.1 -vectorize-loops -vectorize-slp -fno-builtin-malloc -fno-builtin-calloc -fno-builtin-realloc -fno-builtin-valloc -fno-builtin-free -fno-builtin-strdup -fno-builtin-strndup -analyzer-output=html -faddrsig -o /usr/obj/sys/arch/amd64/compile/GENERIC.MP/scan-build/2022-01-12-131800-47421-1 -x c /usr/src/sys/dev/pci/drm/amd/display/dc/dcn30/dcn30_afmt.c
1/*
2 * Copyright 2020 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Authors: AMD
23 *
24 */
25
26
27#include "dc_bios_types.h"
28#include "dcn30_afmt.h"
29#include "reg_helper.h"
30
31#define DC_LOGGERafmt3->base.ctx->logger \
32 afmt3->base.ctx->logger
33
34#define REG(reg)(afmt3->regs->reg)\
35 (afmt3->regs->reg)
36
37#undef FN
38#define FN(reg_name, field_name)afmt3->afmt_shift->field_name, afmt3->afmt_mask->
field_name \
39 afmt3->afmt_shift->field_name, afmt3->afmt_mask->field_name
40
41
42#define CTXafmt3->base.ctx \
43 afmt3->base.ctx
44
45
46static void afmt3_setup_hdmi_audio(
47 struct afmt *afmt)
48{
49 struct dcn30_afmt *afmt3 = DCN30_AFMT_FROM_AFMT(afmt)({ const __typeof( ((struct dcn30_afmt *)0)->base ) *__mptr
= (afmt); (struct dcn30_afmt *)( (char *)__mptr - __builtin_offsetof
(struct dcn30_afmt, base) );});
50
51 /* AFMT_AUDIO_PACKET_CONTROL */
52 REG_UPDATE(AFMT_AUDIO_PACKET_CONTROL, AFMT_60958_CS_UPDATE, 1)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_AUDIO_PACKET_CONTROL), 1, afmt3->afmt_shift->AFMT_60958_CS_UPDATE
, afmt3->afmt_mask->AFMT_60958_CS_UPDATE, 1);
53
54 /* AFMT_AUDIO_PACKET_CONTROL2 */
55 REG_UPDATE_2(AFMT_AUDIO_PACKET_CONTROL2,generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_AUDIO_PACKET_CONTROL2), 2, afmt3->afmt_shift->AFMT_AUDIO_LAYOUT_OVRD
, afmt3->afmt_mask->AFMT_AUDIO_LAYOUT_OVRD, 0, afmt3->
afmt_shift->AFMT_60958_OSF_OVRD, afmt3->afmt_mask->AFMT_60958_OSF_OVRD
, 0)
56 AFMT_AUDIO_LAYOUT_OVRD, 0,generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_AUDIO_PACKET_CONTROL2), 2, afmt3->afmt_shift->AFMT_AUDIO_LAYOUT_OVRD
, afmt3->afmt_mask->AFMT_AUDIO_LAYOUT_OVRD, 0, afmt3->
afmt_shift->AFMT_60958_OSF_OVRD, afmt3->afmt_mask->AFMT_60958_OSF_OVRD
, 0)
57 AFMT_60958_OSF_OVRD, 0)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_AUDIO_PACKET_CONTROL2), 2, afmt3->afmt_shift->AFMT_AUDIO_LAYOUT_OVRD
, afmt3->afmt_mask->AFMT_AUDIO_LAYOUT_OVRD, 0, afmt3->
afmt_shift->AFMT_60958_OSF_OVRD, afmt3->afmt_mask->AFMT_60958_OSF_OVRD
, 0);
58
59 /* AFMT_60958_0__AFMT_60958_CS_CHANNEL_NUMBER_L_MASK &
60 * AFMT_60958_0__AFMT_60958_CS_CLOCK_ACCURACY_MASK
61 */
62 REG_UPDATE_2(AFMT_60958_0,generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_60958_0), 2, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_L
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_L, 1, afmt3
->afmt_shift->AFMT_60958_CS_CLOCK_ACCURACY, afmt3->afmt_mask
->AFMT_60958_CS_CLOCK_ACCURACY, 0)
63 AFMT_60958_CS_CHANNEL_NUMBER_L, 1,generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_60958_0), 2, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_L
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_L, 1, afmt3
->afmt_shift->AFMT_60958_CS_CLOCK_ACCURACY, afmt3->afmt_mask
->AFMT_60958_CS_CLOCK_ACCURACY, 0)
64 AFMT_60958_CS_CLOCK_ACCURACY, 0)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_60958_0), 2, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_L
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_L, 1, afmt3
->afmt_shift->AFMT_60958_CS_CLOCK_ACCURACY, afmt3->afmt_mask
->AFMT_60958_CS_CLOCK_ACCURACY, 0);
65
66 /* AFMT_60958_1 AFMT_60958_CS_CHALNNEL_NUMBER_R */
67 REG_UPDATE(AFMT_60958_1, AFMT_60958_CS_CHANNEL_NUMBER_R, 2)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_60958_1), 1, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_R
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_R, 2);
68
69 /* AFMT_60958_2 now keep this settings until
70 * Programming guide comes out
71 */
72 REG_UPDATE_6(AFMT_60958_2,generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_60958_2), 6, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_2
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_2, 3, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_3, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_3, 4, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_4, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_4, 5, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_5
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_5, 6, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_6, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_6, 7, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_7, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_7, 8)
73 AFMT_60958_CS_CHANNEL_NUMBER_2, 3,generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_60958_2), 6, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_2
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_2, 3, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_3, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_3, 4, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_4, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_4, 5, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_5
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_5, 6, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_6, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_6, 7, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_7, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_7, 8)
74 AFMT_60958_CS_CHANNEL_NUMBER_3, 4,generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_60958_2), 6, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_2
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_2, 3, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_3, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_3, 4, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_4, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_4, 5, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_5
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_5, 6, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_6, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_6, 7, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_7, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_7, 8)
75 AFMT_60958_CS_CHANNEL_NUMBER_4, 5,generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_60958_2), 6, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_2
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_2, 3, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_3, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_3, 4, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_4, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_4, 5, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_5
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_5, 6, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_6, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_6, 7, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_7, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_7, 8)
76 AFMT_60958_CS_CHANNEL_NUMBER_5, 6,generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_60958_2), 6, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_2
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_2, 3, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_3, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_3, 4, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_4, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_4, 5, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_5
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_5, 6, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_6, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_6, 7, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_7, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_7, 8)
77 AFMT_60958_CS_CHANNEL_NUMBER_6, 7,generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_60958_2), 6, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_2
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_2, 3, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_3, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_3, 4, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_4, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_4, 5, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_5
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_5, 6, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_6, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_6, 7, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_7, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_7, 8)
78 AFMT_60958_CS_CHANNEL_NUMBER_7, 8)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_60958_2), 6, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_2
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_2, 3, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_3, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_3, 4, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_4, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_4, 5, afmt3->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_5
, afmt3->afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_5, 6, afmt3
->afmt_shift->AFMT_60958_CS_CHANNEL_NUMBER_6, afmt3->
afmt_mask->AFMT_60958_CS_CHANNEL_NUMBER_6, 7, afmt3->afmt_shift
->AFMT_60958_CS_CHANNEL_NUMBER_7, afmt3->afmt_mask->
AFMT_60958_CS_CHANNEL_NUMBER_7, 8);
79}
80
81static union audio_cea_channels speakers_to_channels(
82 struct audio_speaker_flags speaker_flags)
83{
84 union audio_cea_channels cea_channels = {0};
85
86 /* these are one to one */
87 cea_channels.channels.FL = speaker_flags.FL_FR;
88 cea_channels.channels.FR = speaker_flags.FL_FR;
89 cea_channels.channels.LFE = speaker_flags.LFE;
90 cea_channels.channels.FC = speaker_flags.FC;
91
92 /* if Rear Left and Right exist move RC speaker to channel 7
93 * otherwise to channel 5
94 */
95 if (speaker_flags.RL_RR) {
96 cea_channels.channels.RL_RC = speaker_flags.RL_RR;
97 cea_channels.channels.RR = speaker_flags.RL_RR;
98 cea_channels.channels.RC_RLC_FLC = speaker_flags.RC;
99 } else {
100 cea_channels.channels.RL_RC = speaker_flags.RC;
101 }
102
103 /* FRONT Left Right Center and REAR Left Right Center are exclusive */
104 if (speaker_flags.FLC_FRC) {
105 cea_channels.channels.RC_RLC_FLC = speaker_flags.FLC_FRC;
106 cea_channels.channels.RRC_FRC = speaker_flags.FLC_FRC;
107 } else {
108 cea_channels.channels.RC_RLC_FLC = speaker_flags.RLC_RRC;
109 cea_channels.channels.RRC_FRC = speaker_flags.RLC_RRC;
110 }
111
112 return cea_channels;
113}
114
115static void afmt3_se_audio_setup(
116 struct afmt *afmt,
117 unsigned int az_inst,
118 struct audio_info *audio_info)
119{
120 struct dcn30_afmt *afmt3 = DCN30_AFMT_FROM_AFMT(afmt)({ const __typeof( ((struct dcn30_afmt *)0)->base ) *__mptr
= (afmt); (struct dcn30_afmt *)( (char *)__mptr - __builtin_offsetof
(struct dcn30_afmt, base) );});
121
122 uint32_t speakers = 0;
123 uint32_t channels = 0;
124
125 ASSERT(audio_info)do { if (({ static int __warned; int __ret = !!(!(audio_info)
); if (__ret && !__warned) { printf("WARNING %s failed at %s:%d\n"
, "!(audio_info)", "/usr/src/sys/dev/pci/drm/amd/display/dc/dcn30/dcn30_afmt.c"
, 125); __warned = 1; } __builtin_expect(!!(__ret), 0); })) do
{} while (0); } while (0);
126 /* This should not happen.it does so we don't get BSOD*/
127 if (audio_info == NULL((void *)0))
128 return;
129
130 speakers = audio_info->flags.info.ALLSPEAKERS;
Value stored to 'speakers' is never read
131 channels = speakers_to_channels(audio_info->flags.speaker_flags).all;
132
133 /* setup the audio stream source select (audio -> dig mapping) */
134 REG_SET(AFMT_AUDIO_SRC_CONTROL, 0, AFMT_AUDIO_SRC_SELECT, az_inst)generic_reg_set_ex(afmt3->base.ctx, (afmt3->regs->AFMT_AUDIO_SRC_CONTROL
), 0, 1, afmt3->afmt_shift->AFMT_AUDIO_SRC_SELECT, afmt3
->afmt_mask->AFMT_AUDIO_SRC_SELECT, az_inst);
135
136 /* Channel allocation */
137 REG_UPDATE(AFMT_AUDIO_PACKET_CONTROL2, AFMT_AUDIO_CHANNEL_ENABLE, channels)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_AUDIO_PACKET_CONTROL2), 1, afmt3->afmt_shift->AFMT_AUDIO_CHANNEL_ENABLE
, afmt3->afmt_mask->AFMT_AUDIO_CHANNEL_ENABLE, channels
);
138
139 /* Disable forced mem power off */
140 REG_UPDATE(AFMT_MEM_PWR, AFMT_MEM_PWR_FORCE, 0)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_MEM_PWR), 1, afmt3->afmt_shift->AFMT_MEM_PWR_FORCE
, afmt3->afmt_mask->AFMT_MEM_PWR_FORCE, 0);
141}
142
143static void afmt3_audio_mute_control(
144 struct afmt *afmt,
145 bool_Bool mute)
146{
147 struct dcn30_afmt *afmt3 = DCN30_AFMT_FROM_AFMT(afmt)({ const __typeof( ((struct dcn30_afmt *)0)->base ) *__mptr
= (afmt); (struct dcn30_afmt *)( (char *)__mptr - __builtin_offsetof
(struct dcn30_afmt, base) );});
148
149 /* enable/disable transmission of audio packets */
150 REG_UPDATE(AFMT_AUDIO_PACKET_CONTROL, AFMT_AUDIO_SAMPLE_SEND, !mute)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_AUDIO_PACKET_CONTROL), 1, afmt3->afmt_shift->AFMT_AUDIO_SAMPLE_SEND
, afmt3->afmt_mask->AFMT_AUDIO_SAMPLE_SEND, !mute);
151}
152
153static void afmt3_audio_info_immediate_update(
154 struct afmt *afmt)
155{
156 struct dcn30_afmt *afmt3 = DCN30_AFMT_FROM_AFMT(afmt)({ const __typeof( ((struct dcn30_afmt *)0)->base ) *__mptr
= (afmt); (struct dcn30_afmt *)( (char *)__mptr - __builtin_offsetof
(struct dcn30_afmt, base) );});
157
158 /* update double-buffered AUDIO_INFO registers immediately */
159 REG_UPDATE(AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_INFOFRAME_CONTROL0), 1, afmt3->afmt_shift->AFMT_AUDIO_INFO_UPDATE
, afmt3->afmt_mask->AFMT_AUDIO_INFO_UPDATE, 1);
160}
161
162static void afmt3_setup_dp_audio(
163 struct afmt *afmt)
164{
165 struct dcn30_afmt *afmt3 = DCN30_AFMT_FROM_AFMT(afmt)({ const __typeof( ((struct dcn30_afmt *)0)->base ) *__mptr
= (afmt); (struct dcn30_afmt *)( (char *)__mptr - __builtin_offsetof
(struct dcn30_afmt, base) );});
166
167 /* AFMT_AUDIO_PACKET_CONTROL */
168 REG_UPDATE(AFMT_AUDIO_PACKET_CONTROL, AFMT_60958_CS_UPDATE, 1)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_AUDIO_PACKET_CONTROL), 1, afmt3->afmt_shift->AFMT_60958_CS_UPDATE
, afmt3->afmt_mask->AFMT_60958_CS_UPDATE, 1);
169
170 /* AFMT_AUDIO_PACKET_CONTROL2 */
171 /* Program the ATP and AIP next */
172 REG_UPDATE_2(AFMT_AUDIO_PACKET_CONTROL2,generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_AUDIO_PACKET_CONTROL2), 2, afmt3->afmt_shift->AFMT_AUDIO_LAYOUT_OVRD
, afmt3->afmt_mask->AFMT_AUDIO_LAYOUT_OVRD, 0, afmt3->
afmt_shift->AFMT_60958_OSF_OVRD, afmt3->afmt_mask->AFMT_60958_OSF_OVRD
, 0)
173 AFMT_AUDIO_LAYOUT_OVRD, 0,generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_AUDIO_PACKET_CONTROL2), 2, afmt3->afmt_shift->AFMT_AUDIO_LAYOUT_OVRD
, afmt3->afmt_mask->AFMT_AUDIO_LAYOUT_OVRD, 0, afmt3->
afmt_shift->AFMT_60958_OSF_OVRD, afmt3->afmt_mask->AFMT_60958_OSF_OVRD
, 0)
174 AFMT_60958_OSF_OVRD, 0)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_AUDIO_PACKET_CONTROL2), 2, afmt3->afmt_shift->AFMT_AUDIO_LAYOUT_OVRD
, afmt3->afmt_mask->AFMT_AUDIO_LAYOUT_OVRD, 0, afmt3->
afmt_shift->AFMT_60958_OSF_OVRD, afmt3->afmt_mask->AFMT_60958_OSF_OVRD
, 0);
175
176 /* AFMT_INFOFRAME_CONTROL0 */
177 REG_UPDATE(AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_INFOFRAME_CONTROL0), 1, afmt3->afmt_shift->AFMT_AUDIO_INFO_UPDATE
, afmt3->afmt_mask->AFMT_AUDIO_INFO_UPDATE, 1);
178
179 /* AFMT_60958_0__AFMT_60958_CS_CLOCK_ACCURACY_MASK */
180 REG_UPDATE(AFMT_60958_0, AFMT_60958_CS_CLOCK_ACCURACY, 0)generic_reg_update_ex(afmt3->base.ctx, (afmt3->regs->
AFMT_60958_0), 1, afmt3->afmt_shift->AFMT_60958_CS_CLOCK_ACCURACY
, afmt3->afmt_mask->AFMT_60958_CS_CLOCK_ACCURACY, 0);
181}
182
183static struct afmt_funcs dcn30_afmt_funcs = {
184 .setup_hdmi_audio = afmt3_setup_hdmi_audio,
185 .se_audio_setup = afmt3_se_audio_setup,
186 .audio_mute_control = afmt3_audio_mute_control,
187 .audio_info_immediate_update = afmt3_audio_info_immediate_update,
188 .setup_dp_audio = afmt3_setup_dp_audio,
189};
190
191void afmt3_construct(struct dcn30_afmt *afmt3,
192 struct dc_context *ctx,
193 uint32_t inst,
194 const struct dcn30_afmt_registers *afmt_regs,
195 const struct dcn30_afmt_shift *afmt_shift,
196 const struct dcn30_afmt_mask *afmt_mask)
197{
198 afmt3->base.ctx = ctx;
199
200 afmt3->base.inst = inst;
201 afmt3->base.funcs = &dcn30_afmt_funcs;
202
203 afmt3->regs = afmt_regs;
204 afmt3->afmt_shift = afmt_shift;
205 afmt3->afmt_mask = afmt_mask;
206}